UNIVERSITY AT STONY BROOK

CEAS Technical Report 757

Cost Efficient Processor Arrangement
in
Single Level Tree Networks

S. Charcranoon, T.G. Robertazzi and S. Iuryi

March 30, 1998
Cost Efficient Processor Arrangement in Single Level Tree Networks

Saravut Charcranoon, Student Member, IEEE
Thomas G. Robertazzi, Senior Member, IEEE
Serge Luryi, Fellow, IEEE

Department of Electrical Engineering,
University at Stony Brook,
Stony Brook, NY 11794
Phone: (516) 632-8400
Fax: (516) 632-8494
March 8, 1998
Abstract

A study of the optimal placement of processors in a single level tree network processing a divisible load is presented. A set of conditions indicating when the current processor arrangement profile can be improved in terms of total processing cost is obtained. A heuristic algorithm based on a local search is developed from these conditions. The experimental results show an impressive quality of the solution both in effectiveness and in proximity of suboptimal solutions to an optimal solution. The efficiency of the algorithm in terms of the average number of processor arrangement profiles to be searched before a final solution is reached can be bounded by a low order polynomial in the number of children processors as $O(N^{16})$ for up to 29 processors. Several special cases of the model are considered. This work demonstrates the feasibility of cost accounting for future computer utilities.

Keywords Single-level tree network, divisible load sharing, processor arrangement, heuristic algorithm, local search, cost, computer utility.
1 Introduction

There is growing interest in networked distributed computing systems. This is evident from many new system technology developments as well as experiments on such systems. Among these are the widespread use of the Internet and intranets, the new development of portable and interoperable network software such as JAVA, CORBA, and the successful solution of cryptographic problems via distributed computing system. These factors naturally lead to the introduction of "computer utilities" in the near future. This concept introduces "resource utilization cost" into the problem of control and management in distributed computing systems. By including the resource utilization cost into such problems, the new problem setting requires not only system performance but also the corresponding incurred cost to be considered. One of the fundamental and interesting questions is how to arrange processors in a network topology such that the "total processing cost" incurred from utilizing network resources is minimized while the quality of service is at an acceptable level.

In scheduling in network-wide environments both computational time and communication time need to be considered together. Parallelism in the com-
putational load is another important aspect to be taken into account in order to realize the full capability of a distributed computing system. There is a significant class of loads which explicitly possess data parallelism. This is the class of divisible loads where load can be divided into arbitrary fractions and each fraction of load can be processed in parallel by different processors in the network. Example of divisible loads include the processing of large linear data files as in image processing, signal processing, massive computational or experimental data processing, some massive simulation programs, and cryptography.

So far there have been a number of works on divisible load sharing [1, 2, 3, 4, 5, 6]. All these works attempt to minimize the finish time based on the premise that every active processor stop computing at the same time. However there are only a few works [7, 8] which study the resource utilization problem in the context of divisible load theory. In [8], the authors present a study of optimizing computing cost in a bus network. Therein they provide a criteria to determine a sequence of load distribution that yields the minimum total computing cost. In [7], the authors generalize the previous work [8] to include both link transmission cost and processor cost in a single-level tree network. They find that it is not possible to derive a simple optimal
condition. Instead a set of conditions indicating when a sequence can be improved in total processing cost was obtained. In both works, however, it was a logical interchange of an adjacent link-processor pairs that was used as the primitive operation to find the best sequence of load distribution in terms of the total processing cost. In this paper, on the other hand, it is an architectural rearrangement, a reformation of processor-link pairs in a single level tree network, through a physical interchange of pairs of processors that is used as the basic operation to achieve a minimum total processing cost in a single-level tree network with both link cost and processor cost. In a processor arrangement problem the sequence of load distribution to each link is fixed throughout the course of processor arrangement procedure. The problem is which of N processors to connect to which of N links in a one to one manner.

In this work there are two objective functions to be optimized: the finish time and the total processing cost. It is well known that there are several approaches to solve multiple-objective functions optimization problems. The approach taken here is to find the minimal cost processor arrangement profile given that for any profile, finish time is minimized using the methodology of [3]. That is, for each arrangement profile considered, load is allocated so
that all processors stop computing at the same time instant and finish time is thus minimized for each specific profile. While other approaches are certainly possibly, we believe that the proposed approach is a natural one.

The goal of this paper is to present an analysis of processor arrangement in a single-level tree network where the processors are equipped with front-end processors. We optimize the network arrangement in terms of cost and finish time using adjacent processor pairwise swapping and a load distribution principle, both of which are described below. This analysis is developed to derive the necessary conditions for an improvement in total processing cost. A heuristic algorithm to search for a cost-efficient processor arrangement in an effective and efficient manner is then developed. It is based upon a local search with a multi-level neighborhood structure and multiple initial solutions as its central parts. The corresponding performance is also assessed and discussed.

The paper is organized as follows. The model and concept are presented in section 2. In section 3, processor arrangement and cost optimization are discussed. Cost efficient processor arrangements and the necessary cost improvement conditions in a general single-level tree network are developed in section 4. Section 5 presents the optimal conditions to obtain the minimum
total processing cost processor arrangements in a bus and related networks. Remarks on the analysis of the previous two sections are given in section 6. The heuristic cost efficient processor arrangement algorithm and its performance evaluation are developed and discussed in section 7 and 8. Finally the conclusion appears in section 9.

2 Models and Notations

2.1 Models Descriptions

In this paper, a single-level tree network where the root processor is equipped with a front-end processor is considered. A single-level tree network with \((N + 1)\) processors and \((N)\) links is shown in Figure 1. All the processors are connected to the root processor, \(p_0\), via communication links. That is the children processors \(p_1,..., p_N\) are connected to the root processor \(p_0\) via links \(l_1, l_2,..., l_N\). Associated with the links and processors are the associated cost coefficients \(c_1, c_2,..., c_N\) and \(c_1, c_2,..., c_N\), respectively as depicted in Figure 2. The root processor, assumed to be the only processor at which the load arrives, partitions the total processing load into \((N + 1)\) fractions,
keeps its own fraction \( \alpha_0 \), and distributes the other fractions \( \alpha_1, \alpha_2, \ldots, \alpha_N \) to the children processors \( p_1, p_2, \ldots, p_N \) respectively and sequentially. Each processor begins computing immediately after receiving its assigned fraction of load and continues without any interruption until all of its assigned load fraction has been processed. We do not consider multi-installment strategies as in [3].

For clarity, a sequence of load distribution from the root processor to the children processors in a single-level tree network is represented by an ordered set as below,

\[
\pi = \{p_0, (l_1, p_1), (l_2, p_2), \ldots, (l_j, p_j), \ldots, (l_N, p_N)\}
\]

where \((l_j, p_j)\) represents the \(j^{th}\) processor \(p_j\) connected to the root processor \(p_0\) via the \(j^{th}\) link \((l_j)\).

This ordered set represents a sequence in which the root processor distributes load to the children processors (from \(p_0\) to \(p_1, p_2, \ldots, p_N\)). Without loss of generality, it is assumed that a sequence of load distribution is from left to right.
2.2 Notations

Let

\( a_i \): The load fraction assigned to the \( i^{th} \) link-processor pair.

\( w_i \): The inverse of the computing speed of the \( i^{th} \) processor.

\( z_i \): The inverse of the link speed of the \( i^{th} \) link in the single level tree network.

\( T_{cr} \): Time taken to process an entire load by a standard processor, \( w_{\text{standard}} = 1 \).

\( T_{cm} \): Time taken to communicate an entire load by a standard link, \( z_{\text{standard}} = 1 \).

\( T_f \): The finish time of an entire load, assuming that the load is delivered to
the origination processor at time zero. Here the “finish time” is
the time when the last processor ceases computation.

2.3 Optimal Finish Time Load Distribution

An equal division of load among processors does not in general give a mini-
mum processing finish time even in a homogeneous network [3]. Instead,
it is intuitive that to minimize the processing finish time the cost efficient
load distribution should be such that all processors finish computing at the
same time. In other words, cost efficient load distribution should not allow
any processor to finish its computation and then remain idle while other processors are still busy with their computations. Otherwise the processing finish time could be reduced by transferring some fractions of load from the busy processors to the idle processors. Formal proofs of this argument in the case of linear, bus, and tree networks appear in [3]. However, under certain sets of network parameters, in order to minimize the processing finish time, it is not necessary that all processors have to be utilized. In [3] conditions are found which determine which processors should be used to process the arriving load in the case of a single-level tree network. Still, the processors with non-zero assigned load have to finish computing at the same time. In this paper, it is assumed that all processors in the network are utilized.

Hence, throughout this paper, all processors are required to participate in load processing and they stop computing at the same time instant. Based on this assumption, the recursive equations for a single-level tree network are derived below. This is done by equating the finish times of all of the processors.
2.4 Fundamental Recursive Equations and Timing

Diagram

The timing diagram of a single level tree network is given by Figure 3.

From the timing diagram, one can derive fundamental recursive equation as

\[
\alpha_i w_i T_{cp} = \alpha_{i+1} z_{i+1} T_{cm} + \alpha_{i+1} w_{i+1} T_{cp} \quad i = 0, ..., N - 1 \tag{1}
\]

They can be written in another form as,

\[
\alpha_{i+1} = k_i \alpha_i = \left( \prod_{j=0}^{i} k_j \right) \alpha_0 \quad i = 0, ..., N - 1 \tag{2}
\]

where

\[
k_i = \frac{\alpha_{i+1}}{\alpha_i} = \frac{w_i T_{cp}}{z_{i+1} T_{cm} + w_{i+1} T_{cp}} \quad i = 0, ..., N - 1 \tag{3}
\]

Clearly, from Eq.(1) and (2), there are \(N\) equations and \((N+1)\) unknowns.

An additional equation, the normalization equation, is needed to solve this system of equations. The normalization equation is given as,

\[
\alpha_0 + \alpha_1 + ... + \alpha_N = 1 \tag{5}
\]
\[ \sum_{i=0}^{N} \alpha_i = 1 \] (6)

With the normalization equation, one can then resolve the recursive equations (1) to obtain the closed-form expression of \( \alpha_0 \), the fraction of load of the root processor. Once \( \alpha_0 \) is known, the other processor load fractions can be obtained by substituting \( \alpha_0 \) into Eq.(2) and solving them recursively as shown below.

\[ \alpha_0 = \left[ 1 + \sum_{i=1}^{N} \left( \prod_{j=0}^{i-1} k_j \right) \right]^{-1} \] (7)

\[ = \left[ 1 + k_0 + k_0 k_1 + \ldots + k_0 k_1 \cdots k_{N-1} \right]^{-1} \] (8)

\[ = \left[ 1 + \frac{w_0 T_{cp}}{(z_1 T_{cm} + w_1 T_{cp})} + \ldots + \frac{\prod_{i=2}^{N} \left( w_i T_{cp} \right)}{\prod_{i=2}^{N} (z_i T_{cm} + w_i T_{cp})} \right]^{-1} \] (9)

\[ = \frac{1}{D} \prod_{i=1}^{N} (z_i T_{cm} + w_i T_{cp}) \] (10)

\[ \alpha_1 = k_0 \alpha_0 \]

\[ = \frac{w_0 T_{cp}}{(z_1 T_{cm} + w_1 T_{cp})} \frac{1}{D} \prod_{i=2}^{N} (z_i T_{cm} + w_i T_{cp}) \]

\[ = \frac{1}{D} (w_0 T_{cp}) \prod_{i=2}^{N} (z_i T_{cm} + w_i T_{cp}) \] (11)

\[ \alpha_2 = k_1 \alpha_1 \]

\[ = \frac{w_1 T_{cp}}{(z_2 T_{cm} + w_2 T_{cp})} \frac{1}{D} (w_0 T_{cp}) \prod_{i=3}^{N} (z_i T_{cm} + w_i T_{cp}) \]

\[ = \frac{1}{D} (w_0 T_{cp}) (w_1 T_{cp}) \prod_{i=3}^{N} (z_i T_{cm} + w_i T_{cp}) \]
\[
\alpha_n = k_n \alpha_{n-1}
\]
\[
= \frac{1}{D} \prod_{i=0}^{\eta-1} (w_i T_{x_p}) \prod_{i=n+1}^{N} (s_i T_{x_m} + w_i T_{x_p})
\]
\[
\vdots
\]
\[
\alpha_N = k_N \alpha_{N-1}
\]
\[
= \frac{1}{D} \prod_{i=0}^{N-1} (w_i T_{x_p})
\]

where

\[
D = \prod_{i=1}^{N} (s_i T_{x_m} + w_i T_{x_p}) + \sum_{i=1}^{N} \left( \prod_{i=0}^{\eta-1} (w_i T_{x_p}) \prod_{i=n+1}^{N} (s_i T_{x_m} + w_i T_{x_p}) \right)
\]  \hspace{1cm} (12)

where:

\[
w_0 T_{x_p} = \prod_{i=0}^{\eta} (w_i T_{x_p})
\]
\[
1 = \prod_{i=n+1}^{N} (s_i T_{x_m} + w_i T_{x_p})
\]
3 Processor Arrangement and Cost Optimization

3.1 Processor Arrangement

Processor arrangement refers to the connection between links and processors in a single-level tree network. Processor arrangement in general involves a permutation of the order of processors to receive fractions of load from the root processor while maintaining the original arrangement of links in a network throughout the course of the processor arrangement. In terms of an ordered set representation of a single-level tree network:

$$\pi = \{p_0, (l_1, p_1), ..., (l_{i-1}, p_{j-1}), (l_i, p_j), (l_{i+1}, p_{j+1}), (l_{i+2}, p_{j+2}), ..., (l_N, p_N)\}$$

A processor arrangement determines which processor is connected to $l_1$, $l_2$, ..., $l_N$. A processor arrangement does not change the order of dispatching fractions of load from the root processor to links, i.e., an element $l_j$ associated with each ordered pair is fixed during the course of processor arrangement. That is, the sequence of load distribution from the root processor does not change from the link point of view. This ordered set will be referred to as a processor arrangement profile. Therefore, a processor arrangement is
a mechanism to change from one processor arrangement profile to another processor arrangement profile. In contrast to the sequencing mechanism of [7], a processor arrangement requires a physical change of a link-processor pairs through processor reordering. In this work, a processor arrangement is performed to minimize total processing cost. One important specialization of processor arrangement is an adjacent pairwise swapped processor arrangement which will be discussed later.

3.2 Link-Processor Cost

The link-processor cost for processing a fraction of load at any processor is defined as the cost incurred from utilizing the processor and its corresponding link in order to successfully process the underlying fraction of load. Therefore, the link-processor cost consists of two major parts: the one incurred by communication over the link and the other incurred by the processor. Throughout this paper, we assume that the cost coefficients associated with links and processors are static. They do not change with either the level of load in progress or the time when the job arrives. This cost is defined only in terms of accounting for the duration during which the resource is busy serv-
ing the assigned divisible load. The link-processor cost is thus a monotonic increasing function of the service duration and moreover is a linear, regular and additive function. The processing costs associated with each network topology are as follows. Let:

\[ w_n: \] the inverse of the computing speed of the \( n^{th} \) processor, with the unit of second per load.

\[ z_n: \] the inverse of the link speed of the \( n^{th} \) link, with the unit of second per load.

\[ c_p^n: \] the computing cost per second of utilizing the \( n^{th} \) processor.

\[ c_r^n: \] the communication cost per second of utilizing the \( n^{th} \) link.

\[ c_p^n w_n: \] the computing cost per load of utilizing the \( n^{th} \) processor.

\[ c_r^n z_n: \] the communication cost per load of utilizing the \( n^{th} \) link.

\[ (c_p^n w_n + c_r^n z_n): \] the processing cost per load of the \( n^{th} \) link-processor pair.

### 3.3 Total Cost

Total cost is a cost incurred for a network to process an entire load. It is a linear addition of all individual link-processor costs incurred by utilizing individual link-processor pairs. This individual cost depends on the assigned
fraction of load, which in turn is determined by a processor arrangement profile (by “profile” it meant a specific arrangement of processors). Therefore, this total cost depends on the processor arrangement profile.

In this subsection, the general form of the total cost in a single-level tree network is developed. Also its simple form, which is a ratio of numerator and denominator, is given. This simple form will facilitate the subsequent analysis.

Define:

\[
C_0 = c_0 w_0 T_{cp} \\
C_n = c_n x_n T_{cm} + c_n w_n T_{cp}, \quad n = 1, \ldots, N
\]

(13) \hspace{1cm} (14)

Recall that the root processor is the load origination processor. Therefore no communication cost is incurred by the root processor.

Now:

- \(C_0\): the cost of processing the entire of load on the root processor.
- \(C_n\): the cost of processing the entire of load on the \(n^{th}\) processor.
- \(\alpha_n C_0\): the cost of processing the assigned fraction of load \((\alpha_n)\) on the root processor.
- \(\alpha_n C_n\): the cost of processing the assigned fraction of load \((\alpha_n)\) on
the $n^{th}$ processor.

The total cost, $C_{\text{total}}$, is defined as a summation of the individual processing costs incurred at each link-processor pair. That is:

$$C_{\text{total}} = \alpha_0 C_0 + \sum_{n=1}^{N} \alpha_n C_n$$

$$= \alpha_0 (c_0^2 \tau_0 T_{sp}) + \sum_{n=1}^{N} \alpha_n (c_n^2 \tau_n T_{cm} + c_n^2 w_n T_{sp})$$

Note that in the following, in terms of notation the product signs do not distribute over other product signs.

Now, by substituting $\alpha_0$ and all $\alpha_n$ from the previous section into equation (16) one obtains:

$$C_{\text{total}} = \frac{1}{D} \left\{ \prod_{n=1}^{N} \left( \tau_n T_{cm} + w_n T_{sp} \right) \left( c_n^2 \tau_n T_{cm} + c_n^2 w_n T_{sp} \right) \right\}$$

One can also express the total cost while explicitly showing the processing cost incurred by the $j^{th}$ and the $(j + 1)^{th}$ link-processor pairs as:
\[
C_{\text{total}} = \frac{1}{D} \left\{ \prod_{i=1}^{N} (z_i T_{cm} + w_i T_{cp}) (c_i^2 w_i T_{cp}) \\
+ \sum_{n=1}^{N} \left[ \prod_{i=0}^{n-1} (w_i T_{cp}) \prod_{i=n+1}^{N} (z_i T_{cm} + w_i T_{cp}) (c_i^2 z_i T_{cm} + c_i^2 w_i T_{cp}) \right] \\
+ \prod_{i=0}^{n} (w_i T_{cp}) \prod_{i=n+1}^{N} (z_i T_{cm} + w_i T_{cp}) (c_i^2 z_i T_{cm} + c_i^2 w_i T_{cp}) \\
+ \prod_{i=0}^{n} (w_i T_{cp}) \prod_{i=n+1}^{N} (z_i T_{cm} + w_i T_{cp}) (c_{i+1}^2 z_{i+1} T_{cm} + c_{i+1}^2 w_{i+1} T_{cp}) \\
+ \sum_{n=1}^{N} \prod_{i=0}^{n-1} (w_i T_{cp}) \prod_{i=n+1}^{N} (z_i T_{cm} + w_i T_{cp}) (c_i^2 z_i T_{cm} + c_i^2 w_i T_{cp}) \right\}
\] (18)

Since the total cost can be put in a simple form as:

\[
C_{\text{total}} = \frac{N}{D}
\] (19)

Thus, the corresponding numerator, \( N \), is:

\[
N = \prod_{i=1}^{N} (z_i T_{cm} + w_i T_{cp}) (c_i^2 w_i T_{cp}) \\
+ \sum_{n=1}^{N} \left[ \prod_{i=0}^{n-1} (w_i T_{cp}) \prod_{i=n+1}^{N} (z_i T_{cm} + w_i T_{cp}) (c_i^2 z_i T_{cm} + c_i^2 w_i T_{cp}) \right] \\
+ \prod_{i=0}^{n} (w_i T_{cp}) \prod_{i=n+1}^{N} (z_i T_{cm} + w_i T_{cp}) (c_i^2 z_i T_{cm} + c_i^2 w_i T_{cp}) \\
+ \prod_{i=0}^{n} (w_i T_{cp}) \prod_{i=n+1}^{N} (z_i T_{cm} + w_i T_{cp}) (c_{i+1}^2 z_{i+1} T_{cm} + c_{i+1}^2 w_{i+1} T_{cp}) \\
+ \sum_{n=1}^{N} \prod_{i=0}^{n-1} (w_i T_{cp}) \prod_{i=n+1}^{N} (z_i T_{cm} + w_i T_{cp}) (c_i^2 z_i T_{cm} + c_i^2 w_i T_{cp}) \right\}
\] (20)
Again, with the terms due to the $j^{th}$ and the $(j+1)^{th}$ link-processor explicitly shown, one has

$$
D = \prod_{i=1}^{N} (z_iT_{cm} + w_iT_{cp})(z_jT_{cm} + w_jT_{cp})(z_{j+1}T_{cm} + w_{j+1}T_{cp}) 
+ \sum_{i=1}^{N} \left( \prod_{i=0}^{N} (w_iT_{cp}) \prod_{i=n+1}^{N} (z_iT_{cm} + w_iT_{cp}) \prod_{i=n+1}^{N} (z_{j+1}T_{cm} + w_{j+1}T_{cp}) \right) 
\cdot \prod_{i=n+1}^{N} (z_iT_{cm} + w_iT_{cp}) 
+ \prod_{i=0}^{N} (w_iT_{cp})(w_{j+1}T_{cp})(z_{j+1}T_{cm} + w_{j+1}T_{cp}) \prod_{i=n+1}^{N} (z_iT_{cm} + w_iT_{cp}) 
+ \prod_{i=0}^{N} (w_iT_{cp})(w_{j+1}T_{cp})(w_{j+1}T_{cp}) \prod_{i=n+1}^{N} (z_iT_{cm} + w_iT_{cp}) 
+ \sum_{i=n+2}^{N} \left( \prod_{i=0}^{N} (w_iT_{cp}) \prod_{i=n+1}^{N} (z_iT_{cm} + w_iT_{cp}) \right) \tag{22}
$$

This rational form of a numerator and a denominator of the total computing cost is useful in the subsequent analysis.

### 3.4 Cost Optimization

There are actually two optimization criteria involved in the problem considered in this paper. One is the above total cost and the second is finish
time. Generally, both should be minimized as much as possible. In this paper we choose to minimize total cost over all possible processor arrangements with finish time being minimized for the given processor arrangement chosen. While this is a natural and simple approach for this problem, other approaches to such dual optimization criteria problems are certainly possible.

3.5 Adjacent Pairwise Processor Swapping

3.5.1 Concepts and Notations

Adjacent pairwise processor swapping refers to a physical interchange of two processors in an adjacent link-processor pair of the current processor arrangement profile, keeping all other link-processor pairs in their respective positions.

Consider a processor arrangement profile called the “current” processor arrangement profile as shown in Figure 1. A swapped processor arrangement profile is a profile obtained by implementing a single adjacent pairwise processor swap of one of the adjacent link-processor pairs of the current profile as shown in Figure 1, a swap of \( p_j \) and \( p_{j+1} \).

Here the term “current” profile is used with a view towards the algorithm
developed later.

In the ordered set representation, a current profile and an associated swapped profile can be expressed respectively as,

\[ \pi = \{p_0, (l_1, p_1), \ldots, (l_{j-1}, p_{j-1}), (l_j, p_j), (l_{j+1}, p_{j+1}), (l_{j+2}, p_{j+2}), \ldots, (l_N, p_N)\} \]

\[ \pi' = \{p_0, (l_1, p_1), \ldots, (l_{j-1}, p_{j-1}), (l_j, p_j), (l_{j+1}, p_{j+1}), (l_{j+2}, p_{j+2}), \ldots, (l_N, p_N)\} \]

### 3.5.2 Recursive Equations

As in section 2.4, we can derive a closed-form solution of the load fraction of each link-processor pair under an adjacent pairwise processor swapped arrangement \( \pi' \) (cf. Figure 5) as follow.

The set of general recursive equations of an adjacent pairwise processor swapped arrangement analogous to equation (1) and equation (2) is given as,

\[ a_i' w_i'T_{cp} = a_{i+1}' w_{i+1}'T_{cp} + a_i' w_i'T_{cp} \quad i = 0, \ldots, N - 1 \quad (23) \]

\[ a_{i+1}' = k_i a_i' \quad (24) \]

Here, a mapping of \( u_i' \) to \( u_i \) of the original processor arrangement is given as follows

\[ u_i' = w_{j+1} \]

\[ u_{j+1}' = w_j \]
\[ w'_* = w_k, \ \forall k \neq j, j + 1 \]

One then has the following series of equations

\[
\begin{align*}
\alpha'_0 w_0 T_{cp} &= \alpha'_1 z_1 T_{cm} + \alpha'_1 w_1 T_{cp} \\
\alpha'_1 &= \left( \frac{w_0 T_{cp}}{z_1 T_{cm} + w_1 T_{cp}} \right) \alpha'_0 \\
\vdots \\
\alpha'_{j-1} w_{j-1} T_{cp} &= \alpha'_j z_j T_{cm} + \alpha'_j w_{j+1} T_{cp} \\
\alpha'_j &= \left( \frac{w_{j-1} T_{cp}}{z_j T_{cm} + w_{j+1} T_{cp}} \right) \alpha'_{j-1} \\
\alpha'_j w_{j+1} T_{cp} &= \alpha'_{j+1} z_{j+1} T_{cm} + \alpha'_{j+1} w_j T_{cp} \\
\alpha'_{j+1} &= \left( \frac{w_{j+1} T_{cp}}{z_{j+1} T_{cm} + w_j T_{cp}} \right) \alpha'_j \\
\vdots \\
\alpha'_{j+1} w_j T_{cp} &= \alpha'_{j+2} z_{j+2} T_{cm} + \alpha'_{j+2} w_{j+2} T_{cp} \\
\alpha'_{j+2} &= \left( \frac{w_{j+1} T_{cp}}{z_{j+2} T_{cm} + w_{j+2} T_{cp}} \right) \alpha'_{j+1} \\
\vdots \\
\alpha'_{N-1} w_{N-1} T_{cp} &= \alpha'_N z_N T_{cm} + \alpha'_N w_N T_{cp} \\
\alpha'_N &= \left( \frac{w_{N-1} T_{cp}}{z_N T_{cm} + w_N T_{cp}} \right) \alpha'_{N-1}
\end{align*}
\]
Again incorporating the normalization equation, one solves the above system of \((N+1)\) equations and \((N+1)\) unknowns to obtain an expression for \(\alpha'_e\). Once \(\alpha'_e\) is known, by recursively substituting \(\alpha'_e\) into the other equations, then all other \(\alpha'_e\) will be obtained as below.

That is

\[
\alpha'_0 = \frac{1}{D_{\alpha'}} \prod_{i=1}^{N} (z_i T_{cm} + w_i T_{cp})
\]  

(25)

In the explicit form the 3rd and \((j + 1)th\) terms can be provided as

\[
\alpha'_0 = \frac{1}{D_{\alpha'}} \left( \prod_{i=1}^{j-1} (z_i T_{cm} + w_i T_{cp}) (z_j T_{cm} + w_j T_{cp}) (z_{j+1} T_{cm} + w_{j+1} T_{cp}) \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) \right)
\]

\[
\alpha'_1 = \frac{1}{D_{\alpha'}} \left( \prod_{i=2}^{j-1} (z_i T_{cm} + w_i T_{cp}) (z_j T_{cm} + w_{j+1} T_{cp}) (z_{j+1} T_{cm} + w_{j+2} T_{cp}) \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) \right)
\]

\[\vdots\]

\[
\alpha'_{j-1} = \frac{1}{D_{\alpha'}} \left( \prod_{i=0}^{j-2} (w_i T_{cp}) (z_j T_{cm} + w_{j+1} T_{cp}) (z_{j+1} T_{cm} + w_{j+2} T_{cp}) \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) \right)
\]

\[
\alpha'_{j} = \frac{1}{D_{\alpha'}} \left( \prod_{i=0}^{j-2} (w_i T_{cp}) (w_{j-1} T_{cp}) (z_{j+1} T_{cm} + w_{j+2} T_{cp}) \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) \right)
\]

\[\vdots\]

\[
\alpha'_{j+1} = \frac{1}{D_{\alpha'}} \left( \prod_{i=0}^{j-2} (w_i T_{cp}) (w_{j-1} T_{cp}) (w_{j+2} T_{cp}) \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) \right)
\]

\[\vdots\]
\[ a_{r'} = \frac{1}{D_{r'}} \left( \prod_{i=0}^{N-2} (w_i T_{cp}) \right) \]

where,

\[
D_{r'} = \prod_{i=3}^{j+1} (z_i T_{cm} + w_i T_{cp}) (z_j T_{cm} + w_{j+1} T_{cp}) (z_{j+1} T_{cm} + w_j T_{cp}) \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp})
\]
\[+ \sum_{i=1}^{j-1} \left( \prod_{i=0}^{N-1} (w_i T_{cp}) \prod_{i=j+1}^{N-1} (z_i T_{cm} + w_i T_{cp}) (z_j T_{cm} + w_{j+1} T_{cp}) (z_{j+1} T_{cm} + w_j T_{cp}) \right) \cdot \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) \]
\[+ \prod_{i=1}^{j-2} (w_i T_{cp}) (w_{i-1} T_{cp}) (z_{j+1} T_{cm} + w_j T_{cp}) \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) \]
\[+ \prod_{i=0}^{j-2} (w_i T_{cp}) (w_{j-1} T_{cp}) (w_{j+1} T_{cp}) \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) \]
\[+ \sum_{i=j+2}^{N-1} \left( \prod_{i=0}^{N-1} (w_i T_{cp}) \prod_{i=j+1}^{N-1} (z_i T_{cm} + w_i T_{cp}) \right) \]

(26)

3.6 Some Total Computing Cost Related Equations

In this subsection, the relevant equations arising from a total computing cost performance comparison of an original arrangement and a swapped arrangement are given. For the sake of clarity, some pertinent terms are restated here.

- \( C_{\text{total}} \): the total computing cost of an original arrangement \((\pi)\).
- \( C'_{\text{total}} \): the total computing cost of an adjacent pairwise processor swapped arrangement \((\pi')\).
As mentioned in subsection 3.3, one can express the total computing cost in a simple form as,

\[
C_{\text{total}} = \frac{N_x}{D_x} \\
C'_{\text{total}} = \frac{N_{x'}}{D_{x'}}
\]

### 3.6.1 An Adjacent Pairwise Processor Arrangement

The total computing cost of an adjacent pairwise processor swapped arrangement can be stated as

\[
C'_{\text{total}} = \alpha_0 C_0' + \sum_{n=1}^{N} \alpha_n C_n'
\]

\[
= \alpha_0 (c_0 \tau_0 T_{IP}) + \sum_{n=1}^{N} \alpha_n (c_n \tau_n T_{cm} + c_n w_n T_{IP}) + \alpha_{j+1} (c_{j+1} \tau_{j+1} T_{cm} + c_{j+1} w_{j+1} T_{IP})
\]

\[
+ \alpha_{j+1} (c_{j+1} \tau_{j+1} T_{cm} + c_{j+1} w_{j+1} T_{IP}) + \sum_{n=j+2}^{N} \alpha_n (c_n \tau_n T_{cm} + c_n w_n T_{IP})
\]

25
By substituting $c_{\nu}^{\alpha}$ from the previous section into (38) one obtains,

$$C_{\nu,\alpha}^{\omega} = \frac{1}{D_{\nu}} \left\{ \sum_{\nu=1}^{j-1} \prod_{i=1}^{j-1} (z_{i}T_{cm} + \omega_{i}T_{op})(z_{j}T_{cm} + \omega_{j+1}T_{op})(z_{j+1}T_{cm} + \omega_{j}T_{op}) \right. \\
\hspace{1cm} \cdot \prod_{i=j+2}^{N} (z_{i}T_{cm} + \omega_{i}T_{op})(c_{\nu}^{\alpha}w_{\nu}T_{op}) \\
+ \sum_{\nu=1}^{j-1} \prod_{i=1}^{\nu-1} (w_{i}T_{op}) \prod_{i=\nu+1}^{j-1} (z_{i}T_{cm} + \omega_{i}T_{op})(z_{j}T_{cm} + \omega_{j+1}T_{op})(z_{j+1}T_{cm} + \omega_{j}T_{op}) \right. \\
\hspace{1cm} \cdot \prod_{i=j+2}^{N} (z_{i}T_{cm} + \omega_{i}T_{op})(c_{\nu}^{\alpha}z_{\nu}T_{cm} + c_{\nu}^{\alpha}w_{\nu}T_{op}) \\
+ \prod_{i=0}^{j-2} (w_{i}T_{op})(w_{j}T_{op})(c_{j}^{\alpha}z_{j}T_{cm} + c_{j}^{\alpha}w_{j}T_{op}) \\
\hspace{1cm} \left. \prod_{i=\nu+1}^{j-2} (w_{i}T_{op})(w_{j}T_{op})(c_{j}^{\alpha}z_{j}T_{cm} + c_{j}^{\alpha}w_{j}T_{op}) \right\} \right. (29) $$

where

$$N_{\nu} = \prod_{\nu=1}^{j-1} (z_{\nu}T_{cm} + \omega_{\nu}T_{op})(z_{j}T_{cm} + \omega_{j+1}T_{op})(z_{j+1}T_{cm} + \omega_{j}T_{op}) \right. \\
\hspace{1cm} \cdot \prod_{\nu=\nu+j+2}^{N} (z_{\nu}T_{cm} + \omega_{\nu}T_{op})(c_{\nu}^{\alpha}w_{\nu}T_{op}) \\
+ \sum_{\nu=1}^{j-1} \prod_{i=0}^{\nu-1} (w_{i}T_{op}) \prod_{i=\nu+1}^{j-1} (z_{i}T_{cm} + \omega_{i}T_{op})(z_{j}T_{cm} + \omega_{j+1}T_{op})(z_{j+1}T_{cm} + \omega_{j}T_{op})$$

26
\[ \prod_{i=n+2}^{N} (z_i T_m + w_i T_{cp})(c_{ij} z_j T_m + c_{ij} w_i T_{cp}) \\
+ \prod_{i=0}^{j-2} (w_i T_{cp})(w_{j-i} T_{cp}) (z_{j-i} T_m + w_i T_{cp}) \\
+ \prod_{i=n+2}^{N} (z_i T_m + w_i T_{cp})(c_{ij} z_j T_m + c_{ij} w_i T_{cp}) \\
+ \prod_{i=0}^{j-2} (w_i T_{cp})(w_{j-i} T_{cp}) (w_{j-i+1} T_{cp}) \\
+ \prod_{i=n+2}^{N} (z_i T_m + w_i T_{cp})(c_{ij} z_j T_m + c_{ij} w_i T_{cp}) \\
+ \sum_{n=1}^{N} \left( \prod_{i=0}^{n-1} (w_i T_{cp}) \prod_{i=n+1}^{N} (z_i T_m + w_i T_{cp})(c_{ij} z_j T_m + c_{ij} w_i T_{cp}) \right) \tag{30} \]

\[ D_{nc} = \prod_{i=1}^{j-1} (z_i T_m + w_i T_{cp})(z_j T_m + w_{j-1} T_{cp})(z_{j-1} T_m + w_{j-2} T_{cp}) \prod_{i=n+2}^{N} (z_i T_m + w_i T_{cp}) \\
+ \sum_{n=1}^{N} \left( \prod_{i=0}^{n-1} (w_i T_{cp}) \prod_{i=n+1}^{N} (z_i T_m + w_i T_{cp})(z_j T_m + w_{j-1} T_{cp})(z_{j-1} T_m + w_{j-2} T_{cp}) \right) \\
+ \prod_{i=0}^{j-2} (w_i T_{cp})(w_{j-i} T_{cp}) (z_{j-i} T_m + w_i T_{cp}) \prod_{i=n+2}^{N} (z_i T_m + w_i T_{cp}) \\
+ \prod_{i=0}^{j-2} (w_i T_{cp})(w_{j-i} T_{cp}) (w_{j-i+1} T_{cp}) \prod_{i=n+2}^{N} (z_i T_m + w_i T_{cp}) \\
+ \sum_{n=1}^{N} \left( \prod_{i=0}^{n-1} (w_i T_{cp}) \prod_{i=n+1}^{N} (z_i T_m + w_i T_{cp}) \right) \tag{31} \]
3.6.2 An Original Processor Arrangement

The total computing cost of an original arrangement is exactly that derived in subsection 3.3. For clarity it is restated again,

\[ N_r = \prod_{i=1}^{j-1} (z_i T_{cm} + w_i T_{cp}) (z_j T_{cm} + w_j T_{cp}) (z_{j+1} T_{cm} + w_{j+1} T_{cp}) \]

\[ \cdot \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) (c_i^p w_i T_{cp}) \]

\[ + \sum_{n=j+1}^{N} \left( \prod_{i=0}^{n-1} (w_i T_{cm}) \prod_{m=n+1}^{j-1} (z_i T_{cm} + w_i T_{cp}) (z_j T_{cm} + w_j T_{cp}) (z_{j+1} T_{cm} + w_{j+1} T_{cp}) \right) \]

\[ \cdot \prod_{i=j+1}^{N} (z_i T_{cm} + w_i T_{cp}) (c_i^p z_i T_{cm} + c_i^p w_i T_{cp}) \]

\[ \cdot \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) (c_i^p z_i T_{cm} + c_i^p w_i T_{cp}) \]

\[ + \prod_{i=0}^{j-2} (w_i T_{cp}) (w_{j-1} T_{cp}) (z_{j+1} T_{cm} + w_{j+1} T_{cp}) \]

\[ \cdot \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) (c_i^p z_i T_{cm} + c_i^p w_i T_{cp}) \]

\[ + \sum_{n=j+1}^{N} \left( \prod_{i=0}^{n-1} (w_i T_{cp}) \prod_{m=n+1}^{N} (z_i T_{cm} + w_i T_{cp}) (c_i^p z_i T_{cm} + c_i^p w_i T_{cp}) \right) \]

(32)
Similarly we have the denominator for an original arrangement as follows

\[
D_x = \prod_{i=1}^{j-1} (z_i T_{cm} + w_i T_{cp})(z_j T_{cm} + w_j T_{cp}) \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) \\
+ \sum_{n=1}^{j-1} \left( \prod_{i=0}^{n-1} (w_i T_{cp}) \prod_{i=n+1}^{j-1} (z_i T_{cm} + w_i T_{cp}) \prod_{j+2}^{N} (z_j T_{cm} + w_j T_{cp}) \right) \\
\cdot \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) \\
+ \sum_{n=0}^{j-2} \left( \prod_{i=0}^{n} (w_i T_{cp}) (w_{j-1} T_{cp}) (z_{j+1} T_{cm} + w_{j+1} T_{cp}) \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) \right) \\
+ \sum_{n=j+2}^{N} \left( \prod_{i=0}^{n-1} (w_i T_{cp}) (w_j T_{cp}) \prod_{i=n+1}^{N} (z_i T_{cm} + w_i T_{cp}) \right) \\
(33)
\]

3.6.3 The Difference Equations

The difference between the numerators and the denominators, based on the information just developed, can be given as,

\[
N_x - N_x' = \prod_{i=1}^{j-1} (z_i T_{cm} + w_i T_{cp})(z_j + 1 - z_j)(w_j - w_{j+1}) T_{cm} T_{cp} \\
\cdot \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp})(z_{j+1} T_{cm} + w_{j+1} T_{cp}) \\
+ \sum_{n=1}^{j-1} \left( \prod_{i=0}^{n-1} (w_i T_{cp}) \prod_{i=n+1}^{j-1} (z_i T_{cm} + w_i T_{cp})(z_{j+1} + 1 - z_j)(w_j - w_{j+1}) T_{cm} T_{cp} \right)
\]

29
\[
\begin{align*}
\cdot \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) 
&\left( z_iz_n T_{cm} + c_n^w w_i T_{cp} \right) \\
&\quad + \prod_{i=0}^{j-1} (w_i T_{cp}) \left[ (w_j - w_{j+1}) (z_j + c_j^w - z_j) T_{cm} T_{cp} \right. \\
&\quad \left. + z_{j+1} T_{cm} T_{cp} (w_j c_j^w - w_{j+1} c_{j+1}^w) \right] \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) 
\end{align*}
\]

\[ (34) \]

\[
D_x - D_{x'} = \prod_{i=1}^{j-1} (z_i T_{cm} + w_i T_{cp}) (z_{j+1} - z_j) (w_j - w_{j+1}) T_{cm} T_{cp} \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) \\
\quad + \sum_{i=0}^{j-1} \left( \prod_{i=0}^{i-1} (w_i T_{cp}) \prod_{i=j+1}^{j-1} (z_i T_{cm} + w_i T_{cp}) (z_{j+1} - z_j) (w_j - w_{j+1}) T_{cm} T_{cp} \right) \\
\quad \cdot \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) 
\]

\[ (35) \]

To simplify further, define

\[ a = \prod_{i=1}^{j-1} (z_i T_{cm} + w_i T_{cp}) \]

\[ (36) \]

\[ b = \prod_{i=j+2}^{N} (z_i T_{cm} + w_i T_{cp}) \]

\[ (37) \]

\[ d = \prod_{i=0}^{j-1} (w_i T_{cp}) \]

\[ (38) \]

\[ C_y = c_y^w w_i T_{cp} \]

\[ (39) \]

\[ C_n = c_n^w z_n T_{cm} + c_n^w w_n T_{cp} \]

\[ (40) \]

\[ k_n = \prod_{i=0}^{j-1} (w_i T_{cp}) \prod_{i=j+1}^{N} (z_i T_{cm} + w_i T_{cp}) \]

\[ (41) \]
Hence one has the simpler forms as below,

\[ N_s - N_{s'} = a \left( [z_{j+1} - z_j](w_j - w_{j+1})T_{cm}T_{cr} \right) b C_0 + \sum_{n=1}^{j-1} (k_n [z_{j+1} - z_j](w_j - w_{j+1})T_{cm}T_{cr} \right) b C_n \]

\[ + d \left( [w_j - w_{j+1}](z_{j+1} t_{j+1} - z_j t_j) + z_{j+1}(w_j t_j^p - w_{j+1} t_{j+1}^p) \right) T_{cm}T_{cr} b \]

\[ = (z_{j+1} - z_j)(w_j - w_{j+1})T_{cm}T_{cr} b \left( a C_0 + \sum_{n=1}^{j-1} k_n C_n \right) \]

\[ + d \left( [w_j - w_{j+1}](z_{j+1} t_{j+1} - z_j t_j) + z_{j+1}(w_j t_j^p - w_{j+1} t_{j+1}^p) \right) T_{cm}T_{cr} b \]

(42)

\[ D_s - D_{s'} = a \left( [z_{j+1} - z_j](w_j - w_{j+1})T_{cm}T_{cr} \right) b + \sum_{n=1}^{j-1} (k_n [z_{j+1} - z_j](w_j - w_{j+1})T_{cm}T_{cr} \right) b \]

\[ = (z_{j+1} - z_j)(w_j - w_{j+1})T_{cm}T_{cr} b \left( a + \sum_{n=1}^{j-1} k_n \right) b \]

(43)

4 Cost Efficient Processor Arrangement

In this part, the conditions under which by transposing an adjacent pairwise processor pair the total computing cost performance will improve are found.

The conditions under which it is better not transpose an adjacent pairwise processor pair are also found.
4.1 The \( C_{\text{total}} \) Conditions

In this subsection, we first use the simple expression of computing cost, the rational form, to derive some intermediate results. These results exhibit the total computing cost relationships of an original processor arrangement profile, \( C_{\text{total}} \), and that of a transposed processor arrangement profile, \( C'_{\text{total}} \). Incorporated with results from the previous sections regarding the numerators and denominators of the total computing costs, a number of lemmas are then provided.

We can state the difference of the total computing costs of an adjacent pairwise processor arrangement and an original arrangement in a simple form as,

\[
C'_{\text{total}} - C_{\text{total}} = \frac{N_x - N_{x'}}{D_x} - \frac{N_x}{D_x} \quad (44)
\]

\[
= \frac{N_x D_x - N_{x'} D_{x'}}{D_x D_{x'}} \quad (45)
\]

To obtain the optimal conditions, the expression in (45) will be used. Note that both denominators, \( D_x \) and \( D_{x'} \), are positive. Therefore to determine the relationships between the total computing cost, it is suffice to consider only the numerator, \( N_x D_x - N_{x'} D_{x'} \).

**Lemma 1** In a single-level tree network, the total cost of a current proces-
sort arrangement, \( C_{\text{total}} \), is less than that of an associated swapped processor arrangement, \( C'_{\text{total}} \), if one of the following conditions holds:

1. \( N_{e'} > N_e \), \( D_{e'} < D_e \).
2. \( N_{e'} > N_e \), \( D_{e'} = D_e \).
3. \( N_{e'} > N_e \), \( D_{e'} > D_e \) and \( N_eD_e > N_{e'}D_{e'} \).
4. \( N_{e'} = N_e \), \( D_{e'} < D_e \).
5. \( N_{e'} < N_e \), \( D_{e'} < D_e \) and \( N_{e'}D_{e'} > N_eD_e \).

Proof

From equation (45):

\[
C'_{\text{total}} - C_{\text{total}} = \frac{N_{e'}D_e - N_eD_{e'}}{D_eD_{e'}}
\]

Thus, \( C'_{\text{total}} > C_{\text{total}} \) when:

\[
N_{e'}D_e - N_eD_{e'} > 0 \quad (46)
\]

\[
N_{e'}D_e > N_eD_{e'} \quad (47)
\]

By checking all possible cases of the relationship of \((N_e, N_{e'})\) and that of \((D_e, D_{e'})\) that satisfy equation (46) and equation (47), only these conditions result. Thus the lemma is proven. \( \Box \)
Lemma 2  In a single-level tree network, the total cost of a current processor arrangement, $C_{\text{total}}$, is equal to that of an associated swapped processor arrangement, $C'_{\text{total}}$, if one of the following conditions holds:

1. $N_x > N_x'$, $D_x > D_x'$ and $N_x D_x = N_x' D_x'$.
2. $N_x = N_x'$, $D_x = D_x'$.
3. $N_x < N_x'$, $D_x < D_x'$ and $N_x D_x = N_x' D_x'$.

Proof

From equation (45):

$$C'_{\text{total}} - C_{\text{total}} = \frac{N_x D_x - N_x' D_x'}{D_x D_x'}$$

Thus, $C'_{\text{total}} = C_{\text{total}}$ when:

$$N_x D_x - N_x' D_x' = 0 \quad (48)$$

$$N_x D_x = N_x' D_x' \quad (49)$$

By checking all possible cases of the relationship of $(N_x, N_x')$ and that of $(D_x, D_x')$ that satisfy equation (48) and equation (49), only these conditions result. Thus the lemma is proven. $\Box$

Lemma 3  In a single-level tree network, the total cost of a current processor
arrangement, $C_{\text{total}}$, is greater than that of an associated swapped processor arrangement, $C'_{\text{total}}$, if one of the following conditions holds:

1. $N_x < N_{x'}$, $D_{x'} > D_x$.
2. $N_x < N_{x'}$, $D_{x'} = D_x$.
3. $N_x < N_{x'}$, $D_{x'} < D_x$ and $N_{x'}D_x < N_xD_{x'}$.
4. $N_{x'} = N_x$, $D_{x'} > D_x$.
5. $N_{x'} > N_x$, $D_{x'} > D_x$ and $N_{x'}D_x < N_xD_{x'}$.

**Proof**

From equation (45):

$$C'_{\text{total}} - C_{\text{total}} = \frac{N_{x'}D_x - N_xD_{x'}}{D_xD_{x'}}$$

Thus, $C'_{\text{total}} < C_{\text{total}}$ when:

$$N_{x'}D_x - N_xD_{x'} < 0.$$  \hspace{1cm} (50)

$$N_{x'}D_x < N_xD_{x'}$$  \hspace{1cm} (51)

By checking all possible cases of the relationship of $(N_x,N_{x'})$ and of $(D_x,D_{x'})$ that satisfy equation (50) and equation (51), only these conditions result. Thus the lemma is proven. □
Lemma 4 In a single-level tree network, the relationship between the numerator of a current processor arrangement \((N_n)\) and the numerator of an associated swapped processor arrangement \((N_{n'})\) can be stated equivalently in terms of \(z_i\), \(z_{i+1}\), \(C_j\), and \(C_{j+1}\) as follows:

1. \(N_{n'} > N_n\) \iff

\[
\frac{1}{d} \left( (z_j - z_{i+1})(w_j - w_{i+1}) + \frac{z_{i+1}(w_j v_j^2 - w_{i+1} v_{j+1}^2)}{(z_j - z_{i+1})(w_j - w_{i+1}) + aC_0 + \sum_{n=1}^{i-1} k_n C_n} \right)
\]

2. \(N_{n'} = N_n\) \iff

\[
\frac{1}{d} \left( (z_j - z_{i+1})(w_j - w_{i+1}) + \frac{z_{i+1}(w_j v_j^2 - w_{i+1} v_{j+1}^2)}{(z_j - z_{i+1})(w_j - w_{i+1}) + aC_0 + \sum_{n=1}^{i-1} k_n C_n} \right)
\]

3. \(N_{n'} < N_n\) \iff

\[
\frac{1}{d} \left( (z_j - z_{i+1})(w_j - w_{i+1}) + \frac{z_{i+1}(w_j v_j^2 - w_{i+1} v_{j+1}^2)}{(z_j - z_{i+1})(w_j - w_{i+1}) + aC_0 + \sum_{n=1}^{i-1} k_n C_n} \right)
\]

Proof

From the difference equation of equation (42):

\[
N_n - N_{n'} = (z_{i+1} - z_j)(w_j - w_{i+1})T_{\text{on}} T_{\text{off}} \left[ aC_0 + \sum_{n=1}^{i-1} k_n C_n \right]
\]

36
\[ + d \left[ (w_j - w_{j+1})(z_{j+1} - z_j) \right] + z_{j+1}(w_j^* - w_{j+1}^*) T_{cm} T_{mp} b \]

Then, these conditions are obvious from the above equation. □

**Lemma 5** In a single-level tree network, the relationship between the denominator of a current processor arrangement \( (D_e) \) and the denominator of an associated swapped processor arrangement \( (D_e') \) can be stated equivalently in terms of \( z_j, z_{j+1}, C_j, \) and \( C_{j+1} \) as follows:

1. \( D_e > D_e' \) iff \( (z_{j+1} - z_j)(w_j - w_{j+1}) < 0 \)
2. \( D_e = D_e' \) iff \( (z_{j+1} - z_j)(w_j - w_{j+1}) = 0 \)
3. \( D_e < D_e' \) iff \( (z_{j+1} - z_j)(w_j - w_{j+1}) > 0 \)

**Proof**

From the difference equation of equation (43):

\[ D_e - D_{e'} = (z_{j+1} - z_j)(w_j - w_{j+1}) T_{cm} T_{mp} \left[ a + \sum_{n=1}^{i+1} k_n \right] b \]

37
Then, these conditions are obvious from the above equation. □

4.2 The Intermediate Results

From the lemmas in the previous subsection, a number of intermediate results can be derived as follows.

4.2.1 The Intermediate Results from Lemma 1 where $C'_\text{total} > C_{\text{total}}$

1. $N_{\sigma'} > N_{\sigma}, D_{\sigma'} < D_{\sigma}$

That is,

$$
\left((w_j - w_{j+1})(z_{j+1} c_{j+1}^2 - z_j c_j^2) + z_{j+1}(w_j c_j^2 - w_{j+1} c_{j+1}^2)\right) < \frac{1}{d} \left\{ (z_j - z_{j+1})(w_j - w_{j+1}) \left[ aC_0 + \sum_{n=1}^{t-1} k_n C_n \right] \right\}
$$

and

$$
(z_{j+1} - z_j)(w_j - w_{j+1}) > 0
$$

2. $N_{\sigma'} > N_{\sigma}, D_{\sigma'} = D_{\sigma}$

That is,

$$
\left((w_j - w_{j+1})(z_{j+1} c_{j+1}^2 - z_j c_j^2) + z_{j+1}(w_j c_j^2 - w_{j+1} c_{j+1}^2)\right) < \frac{1}{d} \left\{ (z_j - z_{j+1})(w_j - w_{j+1}) \left[ aC_0 + \sum_{n=1}^{t-1} k_n C_n \right] \right\}
$$
and

\[(z_{j+1} - z_j)(w_j - w_{j+1}) = 0\]  \hspace{1cm} (55)

3. \(N_\nu > N_\tau, D_\nu > D_\tau \) and \(N_\nu D_\tau > N_\tau D_\nu\)

That is

\[
\left[ (w_j - w_{j+1})(z_{j+1}c_{j+1} - z_jc_j) + z_{j+1}(w_jc_j^2 - w_{j+1}c_{j+1}^2) \right] < \\
\frac{1}{d}\left\{ (z_j - z_{j+1})(w_j - w_{j+1}) \left[ \alpha C_0 + \sum_{n=1}^{j-1} k_n C_n \right] \right\}
\]  \hspace{1cm} (56)

and

\[(z_{j+1} - z_j)(w_j - w_{j+1}) < 0\]  \hspace{1cm} (57)

and

\[N_\nu D_\tau > N_\tau D_\nu\]

4. \(N_\nu = N_\tau, D_\nu < D_\tau\)

That is,

\[
\left[ (w_j - w_{j+1})(z_{j+1}c_{j+1} - z_jc_j) + z_{j+1}(w_jc_j^2 - w_{j+1}c_{j+1}^2) \right] = \\
\frac{1}{d}\left\{ (z_j - z_{j+1})(w_j - w_{j+1}) \left[ \alpha C_0 + \sum_{n=1}^{j-1} k_n C_n \right] \right\}
\]  \hspace{1cm} (58)

and

\[(z_{j+1} - z_j)(w_j - w_{j+1}) > 0\]  \hspace{1cm} (59)

39
5. \( N_r < N_s, D_r < D_s \) and \( N_r D_r > N_s D_s \)

That is

\[
\begin{align*}
[w_j - w_{j+1}](z_{j+1} c_{j+1} - z_j c_j) + z_{j+1}(w_j c_j^2 - w_{j+1} c_{j+1}^2) > \\
\frac{1}{d} \left( z_j - z_{j+1} \right) \left( w_j - w_{j+1} \right) \left[ a C_0 + \sum_{n=1}^{\infty} k_n C_n \right]
\end{align*}
\]

(60)

and

\[
(z_{j+1} - z_j)(w_j - w_{j+1}) > 0
\]

(61)

and

\( N_r D_r > N_s D_s \)

4.2.2 The Intermediate Results from Lemma 2 where \( C_{total}' = C_{total} \)

1. \( N_r > N_s, D_r > D_s \) and \( N_r D_r = N_s D_s \)

That is

\[
\begin{align*}
[w_j - w_{j+1}](z_{j+1} c_{j+1} - z_j c_j) + z_{j+1}(w_j c_j^2 - w_{j+1} c_{j+1}^2) < \\
\frac{1}{d} \left( z_j - z_{j+1} \right) \left( w_j - w_{j+1} \right) \left[ a C_0 + \sum_{n=1}^{\infty} k_n C_n \right]
\end{align*}
\]

(62)

and

\[
(z_{j+1} - z_j)(w_j - w_{j+1}) < 0
\]

(63)

and

40
\[ N_{\nu} D_{\nu} = N_{\pi} D_{\pi} \]

2. \( N_{\nu} = N_{\pi}, \ D_{\nu} = D_{\pi} \)

That is,

\[
\left[ (w_j - w_{j+\nu})(z_{j+\nu}c_{j+\nu} - z_jc_j) + z_{j+\nu}(w_jc_j - w_{j+\nu}c_{j+\nu}) \right] = \\
\frac{1}{d} \left\{ (z_j - z_{j+\nu})(w_j - w_{j+\nu}) \left[ aC_0 + \sum_{n=1}^{i-1} k_nC_n \right] \right\} \quad (64)
\]

and

\[
(z_{j+\nu} - z_j)(w_j - w_{j+\nu}) = 0 \quad (65)
\]

3. \( N_{\nu} < N_{\pi}, \ D_{\nu} < D_{\pi} \) and \( N_{\nu} D_{\nu} = N_{\pi} D_{\pi} \)

That is

\[
\left[ (w_j - w_{j+\nu})(z_{j+\nu}c_{j+\nu} - z_jc_j) + z_{j+\nu}(w_jc_j - w_{j+\nu}c_{j+\nu}) \right] > \\
\frac{1}{d} \left\{ (z_j - z_{j+\nu})(w_j - w_{j+\nu}) \left[ aC_0 + \sum_{n=1}^{i} k_nC_n \right] \right\} \quad (66)
\]

and

\[
(z_{j+\nu} - z_j)(w_j - w_{j+\nu}) > 0 \quad (67)
\]

and

\[ N_{\nu} D_{\nu} = N_{\pi} D_{\pi} \]
4.2.3 The Intermediate Results from Lemma 3 where $C_{\text{total}}' < C_{\text{total}}$

1. $N_{e'} < N_e$, $D_{e'} > D_e$

That is,

$$\left[ (w_j - w_{j+1})(z_{j+1}c_{j+1} - z_jc_j') + z_{j+1}(w_jc_j' - w_{j+1}c_{j+1}') \right] >$$

$$\frac{1}{d} \left\{ (z_j - z_{j+1})(w_j - w_{j+1}) \left[ aC_0 + \sum_{n=1}^{j+1} k_nC_n \right] \right\}$$

and

$$(z_{j+1} - z_j)(w_j - w_{j+1}) < 0$$

(68)

(69)

2. $N_{e'} < N_e$, $D_{e'} = D_e$

That is,

$$\left[ (w_j - w_{j+1})(z_{j+1}c_{j+1} - z_jc_j') + z_{j+1}(w_jc_j' - w_{j+1}c_{j+1}') \right] >$$

$$\frac{1}{d} \left\{ (z_j - z_{j+1})(w_j - w_{j+1}) \left[ aC_0 + \sum_{n=1}^{j+1} k_nC_n \right] \right\}$$

and

$$(z_{j+1} - z_j)(w_j - w_{j+1}) = 0$$

(70)

(71)

3. $N_{e'} < N_e$, $D_{e'} < D_e$ and $N_{e'}D_{e'} < N_eD_e$

That is,

$$\left[ (w_j - w_{j+1})(z_{j+1}c_{j+1} - z_jc_j') + z_{j+1}(w_jc_j' - w_{j+1}c_{j+1}') \right] >$$
\[ \frac{1}{d} \left\{ (z_j - z_{j+1})(w_j - w_{j+1}) \left[ nC_0 + \sum_{n=1}^{i-1} k_n C_n \right] \right\} \]  \hspace{1cm} (72)

and

\[ (z_{j+1} - z_j)(w_j - w_{j+1}) > 0 \]  \hspace{1cm} (73)

and

\[ N_{r'} D_x < N_x D_{r'} \]

4. \( N_{r'} = N_x, D_{r'} > D_x \)

That is,

\[ \left[ (w_j - w_{j+1})(z_{j+1} c_{j+1} - z_j c_j) + z_{j+1}(w_j c_j - w_{j+1} c_{j+1}) \right] = \]

\[ \frac{1}{d} \left\{ (z_j - z_{j+1})(w_j - w_{j+1}) \left[ nC_0 + \sum_{n=1}^{i-1} k_n C_n \right] \right\} \]  \hspace{1cm} (74)

and

\[ (z_{j+1} - z_j)(w_j - w_{j+1}) < 0 \]  \hspace{1cm} (75)

5. \( N_{r'} > N_x, D_{r'} > D_x \) and \( N_{r'} D_x < N_x D_{r'} \)

That is

\[ \left[ (w_j - w_{j+1})(z_{j+1} c_{j+1} - z_j c_j) + z_{j+1}(w_j c_j - w_{j+1} c_{j+1}) \right] < \]

\[ \frac{1}{d} \left\{ (z_j - z_{j+1})(w_j - w_{j+1}) \left[ nC_0 + \sum_{n=1}^{i-1} k_n C_n \right] \right\} \]  \hspace{1cm} (76)
and
\[(z_j + 1 - z_j)(w_j - w_{j+1}) < 0\]  \hspace{1cm} (77)
and
\[N_{s'} D_{s'} < N_s D_s.\]

4.3 The Main Results

From the findings in the previous subsection, the conditions for processor arrangement can be divided into two cases as follows:

4.3.1 Case I \((z_j - z_{j+1})(w_j - w_{j+1}) = 0\) or \(D_{s'} = D_s\)

This case includes:

1. \(N_{s'} > N_s, D_{s'} = D_s\), where \(C'_{\text{total}} > C_{\text{total}}\).
   From equation (54) and equation (55), one has:
   \[(w_j - w_{j+1})(z_{j+1}c'_{j+1} - z_j c_j) < z_{j+1}(w_{j+1}c'_{j+1} - w_j c_j)\]  \hspace{1cm} (78)

2. \(N_{s'} = N_s, D_{s'} = D_s\), where \(C'_{\text{total}} = C_{\text{total}}\).
   From equation (64) and equation (65), one has:
   \[(w_j - w_{j+1})(z_{j+1}c'_{j+1} - z_j c_j) = z_{j+1}(w_{j+1}c'_{j+1} - w_j c_j)\]  \hspace{1cm} (79)
3. \( N_r < N_r, D_r = D_r \), where \( C'_{\text{total}} < C_{\text{total}} \).

From equation (70) and equation (71), one has:

\[
(w_j - w_{j+1})(z_{j+1}c_{j+1}^t - z_jc_j^t) > z_{j+1}(w_{j+1}c_{j+1}^t - w_jc_j^t)
\]  

(80)

It can be represented by the figure below:

---

**Case I:** \( D'_{m} = D' \)
In this figure \((w_j - w_{j+1})(z_{j+1}c_{j+1} - z_jc_j)\) is a testing variable and \(z_{j+1}(w_{j+1}c_{j+1} - w_jc_j)\) is a threshold. If the testing value \((w_j - w_{j+1})(z_{j+1}c_{j+1} - z_jc_j)\) is less than the threshold value \(z_{j+1}(w_{j+1}c_{j+1} - w_jc_j)\), then \(C_{total} > C_{total}'\). If they are equal, then \(C_{total}' = C_{total}\). Otherwise \(C_{total} < C_{total}'\).

4.3.2 Case II \((z_j - z_{j+1})(w_j - w_{j+1}) \neq 0, D_{x'} \neq D_x\)

Let

\[
\Delta = \frac{1}{a} \left\{ (z_j - z_{j+1})(w_j - w_{j+1}) \left[ aC_0 + \sum_{k=1}^{j-1} k_{k}C_k \right] \right\} \tag{81}
\]

This case includes:

**A. Lemma 1 Related Results**

1. \(N_{x'} > N_{x}, D_{x'} < D_x\), where \(C_{total}' > C_{total}\).

From equation (52) and equation (53), one has:

\[
(w_j - w_{j+1})(z_{j+1}c_{j+1} - z_jc_j) < z_{j+1}(w_{j+1}c_{j+1} - w_jc_j) + \Delta_{\text{negative}} \tag{82}
\]

2. \(N_{x'} > N_{x}, D_{x'} > D_x\), where \(C_{total}' > C_{total}\).

From equation (56) and equation (57), one has:

\[
(w_j - w_{j+1})(z_{j+1}c_{j+1} - z_jc_j) < z_{j+1}(w_{j+1}c_{j+1} - w_jc_j) + \Delta_{\text{positive}} \tag{83}
\]

46
and

$$N_{v'}D_{v'} > N_vD_v$$

3. \(N_{v'} = N_v, D_{v'} < D_v, \) where \(C_{\text{total}}' > C_{\text{total}}\).

From equation (38) and equation (39), one has:

$$w_j - w_{j+1} (z_{j+1}c_{j+1} - z_jc_j) = z_{j+1}(w_{j+1}c_{j+1} - w_jc_j) + \Delta \text{ negative}$$

(84)

4. \(N_{v'} < N_v, D_{v'} < D_v, \) where \(C_{\text{total}}' > C_{\text{total}}\).

From equation (60) and equation (61), one has:

$$w_j - w_{j+1} (z_{j+1}c_{j+1} - z_jc_j) > z_{j+1}(w_{j+1}c_{j+1} - w_jc_j) + \Delta \text{ negative}$$

and

$$N_{v'}D_{v'} > N_vD_v$$

B. Lemma 2 Related Results

1. \(N_{v'} > N_v, D_{v'} > D_v, \) where \(C_{\text{total}}' = C_{\text{total}}\).

From equation (62) and equation (63), one has:

$$w_j - w_{j+1} (z_{j+1}c_{j+1} - z_jc_j) < z_{j+1}(w_{j+1}c_{j+1} - w_jc_j) + \Delta \text{ positive}$$

(86)

and

$$N_{v'}D_{v'} = N_vD_v$$

47
2. \( N_{\nu} < N_{\nu}^*, \ D_{\nu} < D_{\nu}^* \), where \( C_{\text{total}}' = C_{\text{total}} \):

From equation (66) and equation (67), one has:

\[
(w_j - w_{j+1})(z_{j+1} c_{j+1}' - z_j c_j') > z_{j+1}(w_{j+1} c_{j+1}' - w_j c_j') + \Delta \quad (87)
\]

and

\[ N_{\nu} D_{\nu} = N_{\nu} D_{\nu}^* \]

**C. Lemma 3 Related Results**

1. \( N_{\nu} < N_{\nu}^*, \ D_{\nu} > D_{\nu}^* \), where \( C_{\text{total}}' < C_{\text{total}} \):

From equation (68) and equation (69), one has:

\[
(w_j - w_{j+1})(z_{j+1} c_{j+1}' - z_j c_j') > z_{j+1}(w_{j+1} c_{j+1}' - w_j c_j') + \Delta \quad (88)
\]

2. \( N_{\nu} < N_{\nu}^*, \ D_{\nu} < D_{\nu}^* \), where \( C_{\text{total}}' < C_{\text{total}} \):

From equation (72) and equation (73), one has:

\[
(w_j - w_{j+1})(z_{j+1} c_{j+1}' - z_j c_j') \geq z_{j+1}(w_{j+1} c_{j+1}' - w_j c_j') + \Delta \quad (89)
\]

and

\[ N_{\nu} D_{\nu} < N_{\nu} D_{\nu}^* \]

3. \( N_{\nu} < N_{\nu}^*, \ D_{\nu} > D_{\nu}^* \), where \( C_{\text{total}}' < C_{\text{total}} \):

42
From equation (74) and equation (75), one has:

\[
(w_j - w_{j+1})(z_{j+1}c_{j+1}^\rho - z_jc_j^\rho) = z_{j+1}(w_{j+1}c_{j+1}^\rho - w_jc_j^\rho) + \vartriangle 
\]  
positive \tag{90}

4. \( N_\nu > N_\alpha, \ D_\nu > D_\alpha \), where \( C_{\text{total}}^\nu < C_{\text{total}}^\alpha \).

From equation (76) and equation (77), one has:

\[
(w_j - w_{j+1})(z_{j+1}c_{j+1}^\rho - z_jc_j^\rho) < z_{j+1}(w_{j+1}c_{j+1}^\rho - w_jc_j^\rho) + \vartriangle 
\]  
positive \tag{91}

and

\[
N_\nu D_\alpha < N_\alpha D_\nu
\]

It can be represented by the figure below:
\[ \Delta = \frac{1}{d} \left\{ \left| \left( z_j - z_{j+1} \right) - \left( w_j - w_{j+1} \right) \right| \left[ aC_0 + \sum_{n=1}^{j-1} k_n C_n \right] \right\} \]  \tag{92}

Note \( \Delta \) is assumed positive here.

In this figure \((w_j - w_{j+1})(z_{j+1} - z_j)\) is a testing variable, \(z_{j+1}(w_{j+1} - w_j) + \Delta \) is an upper threshold, and \(z_{j+1}(w_{j+1} - w_j) - \Delta \) is a lower threshold. If the testing value \((w_j - w_{j+1})(z_{j+1} - z_j)\) is less than the lower threshold value \(z_{j+1}(w_{j+1} - w_j) - \Delta\), then \(C_{total} > C_{total}\). If the
testing value \((w_{j} - w_{j+1})(z_{j+1}c_{j+1} - z_{j}c_{j})\) is greater than the upper threshold value \(z_{j+1}(w_{j+1}c_{j+1} - w_{j}c_{j}) + \Delta\), then \(C_{\text{total}}' < C_{\text{total}}\). Otherwise, the relationship of \(C_{\text{total}}'\) and \(C_{\text{total}}\) need further checking as will be discussed later.

4.3.3 Uncertain Area Revisited

The uncertain area resulted from the uncertain cases where \(N_{\nu} > N_{x}, D_{\nu} > D_{x}\) according to section 4.3.2.A.2, 4.3.2.B.1, 4.3.2.C.1 and \(N_{\nu} < N_{x}, D_{\nu} < D_{x}\) according to section 4.3.2.A.4, 4.3.2.B.2, 4.3.2.C.2. So as to simplify the conditions involved in that area, an alternative means of analysis of the two uncertain cases will be provided in the following.

1. \(N_{\nu} > N_{x}, D_{\nu} > D_{x}\)

Let

\[
\begin{align*}
D_{\nu} & = D_{x} + \Delta_{D} \quad , \Delta_{D} > 0 \\
N_{\nu} & = N_{x} + \Delta_{N} \quad , \Delta_{N} > 0
\end{align*}
\]

\[
\frac{N_{x} - N_{\nu}}{D_{x} - D_{\nu}} = \frac{N_{x}}{D_{x}} - \frac{(N_{x} + \Delta_{N})}{(D_{x} + \Delta_{D})}
\]

51
\[
\frac{N_x D_x + N_x \Delta_D - N_x D_x - D_x \Delta_N}{D_x (D_x + \Delta_D)} = \frac{N_x \Delta_D - D_x \Delta_N}{D_x (D_x + \Delta_D)}
\]  
(93)

(a) \( C_{total} > C_{total} \) associated with 4.3.2.A.2.

\[
N_x \Delta_D - D_x \Delta_N < 0
\]
\[
\frac{N_x}{D_x} < \frac{\Delta_N}{\Delta_D} < \frac{(N_x - N)}{(D_x - D)}
\]  
(94)

(b) \( C_{total} = C_{total} \) associated with 4.3.2.B.1.

\[
N_x \Delta_D - D_x \Delta_N = 0
\]
\[
\frac{N_x}{D_x} = \frac{\Delta_N}{\Delta_D} = \frac{(N_x - N)}{(D_x - D)}
\]  
(95)

(c) \( C_{total} < C_{total} \) associated with 4.3.2.C.4.

\[
N_x \Delta_D - D_x \Delta_N > 0
\]
\[
\frac{N_x}{D_x} > \frac{\Delta_N}{\Delta_D} > \frac{(N_x - N)}{(D_x - D)}
\]  
(96)

2. \( N_x < N, \ D_x < D \)
Let

\[ D_e = D_{e'} + \Delta_D \quad \Delta_D > 0 \]
\[ N_e = N_{e'} + \Delta_N \quad \Delta_N > 0 \]

\[
\frac{N_e}{D_e} = \frac{N_{e'}}{(D_{e'} + \Delta_D)} - \frac{N_{e'}}{D_{e'}}
= \frac{N_{e'}D_{e'} + D_{e'}\Delta_N - N_{e'}D_{e'} - N_{e'}\Delta_D}{D_{e'}(D_{e'} + \Delta_D)}
= \frac{D_{e'}\Delta_N - N_{e'}\Delta_D}{D_{e'}(D_{e'} + \Delta_D)}
\] (97)

(a) \( C'_{\text{total}} > C_{\text{total}} \) associated with 4.3.2.A.4.

\[ D_{e'}\Delta_N - N_{e'}\Delta_D < 0 \]
\[ \frac{N_{e'}}{D_{e'}} > \frac{\Delta_N}{\Delta_D} \]
\[ > \frac{(N_e - N_{e'})}{(D_e - D_{e'})} \] (98)

(b) \( C'_{\text{total}} = C_{\text{total}} \) associated with 4.3.2.B.2

\[ D_{e'}\Delta_N - N_{e'}\Delta_D = 0 \]
\[ \frac{N_{e'}}{D_{e'}} = \frac{\Delta_N}{\Delta_D} \]
\[ = \frac{(N_e - N_{e'})}{(D_e - D_{e'})} \] (99)
(c) $C'_\text{total} < C_{\text{total}}$ associated with 4.3.2.C.2.

\[
D'_\nu \Delta_N - N'_\nu \Delta_D > 0
\]

\[
\frac{N'_\nu}{D'_\nu} < \frac{\Delta_N}{\Delta_D} < \frac{(N_x - N'_\nu)}{(D_x - D'_\nu)}
\]  

(100)

Therefore, in the uncertain area, one has:

1. $D'_\nu > D_x$ or $(z_{j+1} - z_j)(w_j - w_{j+1}) < 0$

   (a) $C'_\text{total} > C_{\text{total}}$, if

\[
C_{\text{total}} = \frac{N_x}{D_x} < \frac{(N_x - N'_\nu)}{(D_x - D'_\nu)}
\]  

(101)

(b) $C'_\text{total} = C_{\text{total}}$, if

\[
C_{\text{total}} = \frac{N_x}{D_x} = \frac{(N_x - N'_\nu)}{(D_x - D'_\nu)}
\]  

(102)

(c) $C'_\text{total} < C_{\text{total}}$, if

\[
C_{\text{total}} = \frac{N_x}{D_x} > \frac{(N_x - N'_\nu)}{(D_x - D'_\nu)}
\]  

(103)

2. $D'_\nu < D_x$ or $(z_{j+1} - z_j)(w_j - w_{j+1}) > 0$

   (a) $C'_\text{total} > C_{\text{total}}$, if

\[
C_{\text{total}} = \frac{N_x}{D_x} > \frac{(N_x - N'_\nu)}{(D_x - D'_\nu)}
\]  

(104)
(b) \( C_{\text{total}}^r = C_{\text{total}} \), if
\[
C_{\text{total}}^r = \frac{N_e^r}{D^r} = \frac{(N_e - N_{e^r})}{(D_e - D_{e^r})} \tag{105}
\]

(c) \( C_{\text{total}}^r < C_{\text{total}} \), if
\[
C_{\text{total}}^r = \frac{N_e^r}{D^r} < \frac{(N_e - N_{e^r})}{(D_e - D_{e^r})} \tag{106}
\]

From equation (42) and equation (43), one has:
\[
\frac{(N_e - N_{e^r})}{(D_e - D_{e^r})} = \frac{ac_0 + \sum_{n=1}^{i-1} k_n c_n}{a + \sum_{n=1}^{i-1} k_n} + \frac{d(z_{j+1} c_{j+1} - z_j c_j)}{(z_{j+1} - z_j)(a + \sum_{n=1}^{i-1} k_n) + d(w_j c_j - w_{j+1} c_{j+1})z_{j+1}} \tag{107}
\]

4.3.4 The Resulting Theorems

**Theorem 1** In a single-level tree network, if one of the following conditions is satisfied, then the total cost of the current processor arrangement \( C_{\text{total}}(\pi_{[p_1, \ldots, p_{j+1}, \ldots, p_N]}) \) is less than the total cost of the adjacent pairwise swapped processor arrangement \( C_{\text{total}}'(\pi_{[p_1, \ldots, p_{j+1}, p_{j+2}, \ldots, p_N]}) \) for \( 1 \leq j < N \).

1. \( (z_{j+1} - z_j)(w_j - w_{j+1}) = 0 \) and
\[
(w_j - w_{j+1})(z_{j+1} c_{j+1} - z_j c_j) < z_{j+1}(w_{j+1} c_{j+1} - w_j c_j)
\]
2. \( (z_{j+1} - z_j)(w_j - w_{j+1}) \neq 0 \) and
\[(w_j - w_{j+1})(z_{j+1}c_{j+1}^f - z_jc_j^f) \leq z_{j+1}(w_{j+1}c_{j+1}^f - w_jc_j^f) - \Delta\]

3). \((z_{j+1} - z_j)(w_j - w_{j+1}) < 0\) and \(C_{total} < \frac{N_j - N_{j+1}}{D_j - D_{j+1}}\)

4). \((z_{j+1} - z_j)(w_j - w_{j+1}) > 0\) and \(C_{total} > \frac{N_j - N_{j+1}}{D_j - D_{j+1}}\)

**Proof**

The first condition results from equation (78).

The second condition results from equation (82) and equation (84).

The third condition results from equation (101).

The fourth condition results from equation (104).

Thus the theorem is proved. □

**Theorem 2** In a single-level tree network, if one of the following conditions is satisfied, then the total cost of the current processor arrangement \(C_{total}(\pi^{(p_1, p_2, \ldots, p_N)})\) is equal to the total cost of the adjacent pairwise swapped processor arrangement \(C'_{total}(\pi'^{(p_1, p_2, \ldots, p_N)})\) for \(1 \leq j < N\).

1). \((z_{j+1} - z_j)(w_j - w_{j+1}) = 0\) and

\[(w_j - w_{j+1})(z_{j+1}c_{j+1}^f - z_jc_j^f) = z_{j+1}(w_{j+1}c_{j+1}^f - w_jc_j^f)\]

2). \((z_{j+1} - z_j)(w_j - w_{j+1}) \neq 0\) and \(C_{total} = \frac{N_j - N_{j+1}}{D_j - D_{j+1}}\)

56
Proof

The first condition results from equation (79).

The second condition results from equation (102) and equation (105).

Thus the theorem is proved. □

Theorem 3 In a single-level tree network, if one of the following conditions is satisfied, then the total cost of the current processor arrangement $C_{\text{total}}(\pi_{[p_1, \ldots, p_{k+1}, \ldots, p_N]})$ is greater than the total cost of the adjacent pairwise swapped processor arrangement $C'_{\text{total}}(\pi'_{[p_1, \ldots, p_{k+1}, p_{k+2}, \ldots, p_N]})$ for $1 \leq j < N$.

1). $(z_{j+1} - z_j)(w_j - w_{j+1}) = 0$ and

$(w_j - w_{j+1})(z_{j+1}c'_{j+1} - z_jc_j) > z_{j+1}(w_{j+1}c'_{j+1} - wc_j)$

2). $(z_{j+1} - z_j)(w_j - w_{j+1}) \neq 0$ and

$(w_j - w_{j+1})(z_{j+1}c'_{j+1} - z_jc_j) \geq z_{j+1}(w_{j+1}c'_{j+1} - wc_j) + \Delta$

3). $(z_{j+1} - z_j)(w_j - w_{j+1}) < 0$ and $C_{\text{total}} > \left(\frac{\Delta c}{k^2 - 2c}\right)$

4). $(z_{j+1} - z_j)(w_j - w_{j+1}) > 0$ and $C'_{\text{total}} < \left(\frac{\Delta c}{k^2 - 2c}\right)$

Proof
The first condition results from equation (80).

The second condition results from equation (88) and equation (90).

The third condition results from equation (103).

The fourth condition results from equation (106).

Thus the theorem is proved. □

Here:

\[
\Delta = \frac{1}{d} \left\{ \left| (z_j - z_{j+1})(w_j - w_{j+1}) \right| \left[ aC_0 + \sum_{n=1}^{j-1} k_n C_n \right] \right\}
\]

\[
\frac{(N_x - N_x)}{(D_x - D_x)} = \frac{aC_0 + \sum_{n=1}^{j-1} k_n C_n}{a + \sum_{n=1}^{j-1} k_n} + \frac{d(z_{j+1}c_{j+1} - z_j c_j)}{(z_{j+1} - z_j)(a + \sum_{n=1}^{j-1} k_n)}
\]

\[
+ \frac{d(w_{j+1}c_{j+1} - w_j c_j)}{(z_{j+1} - z_j)(a + \sum_{n=1}^{j-1} k_n)}
\]

5 Bus and Related Networks

5.1 Bus Network

A bus network is a special case of a single-level tree network where all link speeds and link costs are equal. The following lemma and theorem can be obtained:
Lemma 6 In a bus network, the total cost of a current processor arrangement, $C_{\text{total}}$, is less than or equal to (greater than) that of an associated swapped processor arrangement, $C'_{\text{total}}$, if, for the current processor arrangement,

$$c_j w_j \leq (>) c_{j+1} w_{j+1}$$

Proof

In case of a bus network one has $z_j = z_{j+1}$ and $c_j = c_{j+1}$, therefore $(z_{j+1} - z_j)(w_j - w_{j+1}) = 0$. For the case $C'_{\text{total}} > C_{\text{total}}$, from condition 1 of theorem 1,2 one has,

$$z_{j+1}(c_{j+1} w_{j+1} - c_j w_j) \geq 0$$

$$c_j w_j \leq c_{j+1} w_{j+1}$$

A similar result holds for the case of $C_{\text{total}} > C'_{\text{total}}$ if one uses condition 1 of theorem 3. The lemma is thus proved. $\square$

Lemma 7 In a bus network, if the processors are arranged such that for every adjacent pair of processors the condition $c_j w_j \leq c_{j+1} w_{j+1}$ is satisfied, then there is no other processor arrangement profile with a lower total cost.

Proof

59
By contradiction, assume that an underlying processor arrangement profile \( \pi \) is arranged such that for every adjacent pair the condition \( c_i^j w_j \leq c_{i+1}^j w_{j+1} \) holds, and there exists another processor arrangement profile \( \pi' \), a permutation of \( \pi \), that has at least one adjacent pair of processors with a condition \( c_i^j w_j > c_{i+1}^j w_{j+1} \) which gives a lower total cost than \( \pi \). By lemma 6, a total cost of \( \pi' \) can be decreased by swapping a pair of processors with the condition \( c_i^j w_j > c_{i+1}^j w_{j+1} \). Lemma 6 can then be applied recursively to the resulting processor arrangement profile as far as it has such an adjacent pair of processors with the condition \( c_i^j w_j > c_{i+1}^j w_{j+1} \). The total cost of the current processor arrangement profile is decreased each time lemma 6 is applied. Finally, \( \pi \) is reached from \( \pi' \) through a series of lemma 6 applications. Therefore a total cost of \( \pi \) is lower than that of \( \pi' \). This contradicts the hypothesis that \( \pi' \) gives a lower total cost than \( \pi \). The lemma is thus proved.

**Theorem 4** In a bus network, the total cost, \( C_{\text{total}} \), is minimized over all processor arrangement profiles if and only if the processors are arranged to satisfy the following condition:

\[
c_1^1 w_1 \leq c_2^2 w_2 \leq \ldots \leq c_N^N w_N
\]

**Proof**
Assume that $c_j^* w_j$ are not all identical.

The "only if" part ($\Rightarrow$): By contradiction, suppose that the processors are arranged in such a way that $C_{total}$ is minimized over all processor arrangement profiles and there exists at least one adjacent pair of processors $i$ in that arrangement such that $c_j^* w_j > c_{j+1}^* w_{j+1}$. Then by lemma 6 there exists another processor arrangement with a lower total cost by swapping processor $j$ and $(j + 1)$. This contradicts the hypothesis that $C_{total}$ is minimal. Therefore the ($\Rightarrow$) is proved.

The "if" part ($\Leftarrow$): If the processors are arranged such that for every adjacent pair $c_j w_j \leq c_{j+1} w_{j+1}$, then by lemma 7 there is no other processor arrangement that can lower the total cost further. Thus, $C_{total}$ of such an arrangement is indeed minimal.

The theorem is then proved. $\square$

5.2 The Related Networks

In this subsection, a single-level tree network with identical processors and a homogeneous single-level tree network are investigated.
Lemma 8 In a single-level tree network where all processors have the same computing speeds, the total cost of a current processor arrangement, $C_{\text{total}}$, is less than or equal to (greater than) that of an associated swapped processor arrangement, $C'_{\text{total}}$, if, for the current processor arrangement,

$$c'_j \leq (>)c'_{j+1}$$

Proof

Since $w_j = w_{j+1}$, therefore $(z_{j+1} - z_j)(w_j - w_{j+1}) = 0$. For the case $C'_{\text{total}} > C_{\text{total}}$, from condition 1 of theorem 1.2 one has,

$$z_{j+1}(c'_{j+1}w_{j+1} - c'_j w_j) \geq 0$$

$$c'_j \leq c'_{j+1}$$

Similarly for the case of $C_{\text{total}} > C'_{\text{total}}$ if one uses condition 1 of theorem 3. The lemma is thus proved. □

Lemma 9 In a single-level tree network where all processors have the same computing speeds, if the processors are arranged such that for every adjacent pair of processors the condition $c'_j \leq c'_{j+1}$ is satisfied, then there is no other processor arrangement profile with a lower total cost.

Proof
By contradiction, assume that an underlying processor arrangement profile $\pi$ is arranged such that for every adjacent pair the condition $c_j^\pi \leq c_{j+1}^\pi$ holds, and there exists another processor arrangement profile $\pi'$, a permutation of $\pi$, that has at least one adjacent pair of processors with a condition $c_j^\pi > c_{j+1}^\pi$ which gives a lower total cost than $\pi$. By lemma 8, a total cost $c^\pi$ can be decreased by swapping a pair of processors with the condition $c_j^\pi > c_{j+1}^\pi$. Lemma 8 can then be applied recursively to the resulting processor arrangement profile as far as it has such an adjacent pair of processors with the condition $c_j^\pi > c_{j+1}^\pi$. The total cost of the current processor arrangement profile is decreased each time lemma 8 is applied. Finally, $\pi$ is reached from $\pi'$ through a series of lemma 8 applications. Therefore a total cost of $\pi$ is lower than that of $\pi'$. This contradicts the hypothesis that $\pi'$ gives a lower total cost than $\pi$. The lemma is thus proved. □

**Theorem 5** In a single-level tree network where all processors have the same computing speeds, the total cost, $C_{\text{total}}$, is minimized over all processor arrangement profiles if and only if the processors are arranged to satisfy the following condition:

$$c_1^\pi \leq c_2^\pi \leq ... \leq c_N^\pi$$
Proof

Assume that $c^j$ are not all identical.

The "only if" part ($\Rightarrow$): By contradiction, suppose that the processors are arranged in such a way that $C_{total}$ is minimized over all processor arrangement profiles and there exists at least one adjacent pair of processors in that arrangement such that $c^j > c^{j+1}$. Then by lemma 8 there exists another processor arrangement with a lower total cost by swapping processor $j$ and $(j+1)$. This contradicts the hypothesis that $C_{total}$ is minimal. Therefore the ($\Rightarrow$) is proven.

The "if" part ($\Leftarrow$): If the processors are arranged such that for every adjacent pair $c^j \leq c^{j+1}$, then by lemma 9 there is no other processor arrangement which can lower the total cost further. Thus, $C_{total}$ of such an arrangement is indeed minimal.

The theorem is thus proved. □

Lemma 10 In a homogeneous single-level tree network where all the link speeds and the processor speeds are the same, the total cost of a current processor arrangement, $C_{total}$, is less than or equal to (greater than) that of an associated swapped processor arrangement, $C'_{total}$, if, for the current
processor arrangement,

\[ c_j^p \leq (>)c_{j+1} \]

**Proof**

Since \( w_j = w_{j+1} \) and \( z_j = z_{j+1} \), therefore \((z_{j+1} - z_j)(w_j - w_{j+1}) = 0\). For the case \( C_{\text{total}} > C_{\text{local}} \), from condition 1 of theorem 1.2 one has,

\[ z_{j+1}(c_{j+1}^p w_{j+1} - c_j^p w_j) \geq 0 \]

\[ c_j^p \leq c_{j+1}^p \]

Similarly for the case of \( C_{\text{total}} > C'_{\text{local}} \) if one uses condition 1 of theorem 3. The lemma is thus proved. \( \Box \)

**Lemma 11** In a homogeneous single-level tree network where all the link speeds and the processor speeds are the same, if the processors are arranged such that for every adjacent pair of processors the condition \( c_j^p \leq c_{j+1}^p \) is satisfied, then there is no other processor arrangement profile with a lower total cost.

**Proof**

The proof is similar to the one in lemma 9 except one uses lemma 10 instead of lemma 8. \( \Box \)
Theorem 6 In a homogeneous single-level tree network, where all the link and processor speeds are the same, the total cost, $C_{\text{total}}$, is minimized over all processor arrangement profiles if and only if the processors are arranged to satisfy the following condition:

$$c_1 \leq c_2 \leq \cdots \leq c_N$$

Proof

This is a special case of theorem 5. The proof is similar to the one for theorem 5 except one uses lemma 10 instead of lemma 8 and lemma 11 instead of lemma 9. □

6 Analysis Remarks

It should be noted that in a general single-level tree network, as is evident from theorem 1-3 there is no simple condition to check for an optimal total cost processor arrangement. This is due to the fact that there are several interrelated conditions when $C_{\text{total}}$ is compared to $C'_{\text{total}}$. There may exist two processor arrangements with all adjacent pair conditions compliant to theorem 1 or 2 such that one cannot simply tell which arrangement yields a lower total cost or whether they both are optimal. However, if special
cases of a single-level tree network are considered as shown in section 5. Simple optimal conditions for a processor arrangement can be established as indicated in theorem 4, 5, and 6.

The analysis of a processor arrangement in a general single-level tree network, even though it may not provide a simple check for optimality, sheds light on the derivation of the conditions for the optimal processor arrangement in the special case networks. In addition, it is useful, through the use of theorem 1-3, to identify an adjacent processor pair that could be rearranged to reduce total cost in the process of searching for the optimal processor arrangement in a general single-level tree network. This makes the cost efficient processor arrangement algorithm to be discussed appealing in terms of its simplicity, complexity, feasibility, and monotonic improvement of its solutions.

In the case of a bus network as indicated by theorem 4, $C_{\text{total}}$ is minimized over all processor arrangement profiles if and only if the processor costs, $c_i^p$, are ordered in a non-decreasing manner. This is exactly the optimality condition found in [8]. Therein the authors use a sequencing with an adjacent pairwise swapping to find a sequence of load distribution with a minimum total cost. This is because in a bus network where all link speeds
are identical and link costs have the same values, to do sequencing, i.e. a logical interchange of the processors, is equivalent to the problem of processor arrangement, a physical interchange of the processors, of this paper.

For a single-level tree network where all processors have the same computing speeds, $C_{\text{total}}$ is minimized over all processor arrangement profiles when the processor cost coefficients, $c'_i$, are ordered in a non-decreasing manner. This can be explained as follows. The root processor always distributes fractions of load through $l_1, l_2, ..., l_N$ sequentially in this order no matter which processor is attached to which link. Since $w_j = w_{j+1}$ for all $j = 1$ to $N-1$, the closed-form expression of $\alpha_i$ is independent of the processor arrangement; consequently the communication time is unchanged due to processor arrangements as well. Moreover $\alpha_1 > \alpha_2 > ... > \alpha_N$. Note that in this case \[
\frac{\alpha_i}{\alpha_{i+1}} = \frac{1 + l_i (l_m + w_{T_p})}{w_{T_p}} > 1.
\] In order to minimize the total cost the processor with the lowest processor cost coefficient should receive the largest fraction of load ($\alpha_1$) and the next lowest processor cost coefficient processor receive the next largest fraction of load ($\alpha_2$) and so on.

Similarly for the case of a homogeneous single-level tree network which is a special case of the single-level tree where all of processors have the same speed, the total cost, $C_{\text{total}}$, is minimized over all processor arrangement pro-
files when the processor cost coefficients, \( c_i \)'s, are ordered in a non-decreasing manner.

Note that in our analysis, the processor arrangement does not involve the root processor. It consists only of an arrangement of the children processors.

7 Heuristic Processor Arrangement Algorithm

In this section, a discussion of the performance of two basic greedy algorithms for processor arrangement is presented. A heuristic algorithm for processor arrangement, which is a modified version of the two basic algorithms, is proposed so as to improve the performance. This algorithm uses several starting points in order to produce a final solution. The mechanism to generate a new processor arrangement profile, \( \sigma' \), is no longer restricted to an adjacent pairwise processor swapping as in the case of sequencing of [7]. It extends to cover the cases of swapping two processors which are two positions apart, three positions apart and so on. Finally an exhaustive permutation algorithm is presented which serves as a tool to obtain globally optimal solutions for testing purposes.
7.1 Two Basic Greedy Processor Arrangement Algorithms

Both of these basic algorithms are based on a nearest neighbor search which repeatedly improves the current solution until no further improvement can be made. The first algorithm is the theorem-based greedy algorithm. This algorithm is based on the theorems developed in the previous section to identify which adjacent pair of processors could be swapped to reduce total cost. A greedy strategy is then applied to select among the candidate adjacent pairs of processors an actual adjacent pair to swap in order to obtain the best improvement in terms of total cost. The second algorithm is the direct cost greedy algorithm. This algorithm computes the total cost associated with each adjacent pairwise processor swapped profile, \( \pi' \), and the current profile, \( \pi \), directly. It then uses a greedy strategy to select the profile with the lowest total cost. This direct cost greedy algorithm can be considered as a variant, but more general version, of the theorem-based greedy algorithm. However, they are equivalent in terms of the final solution convergence. Experimental results using the direct cost greedy algorithm show that the number of suboptimal convergence solutions are quite large (cf. table 1). This indicates
that both algorithms may not be effective enough and need to be modified to improve the performance. This therefore leads to a heuristic algorithm.

7.2 Heuristic Method

In order to improve the performance of a processor arrangement algorithm, four main approaches are introduced. First, several initial processor arrangements, which serve as starting points of the heuristic algorithm, are generated according to patterns determined by the orderings of some network parameters. Secondly, the extent of a neighborhood to be search is enlarged to cover not only a neighborhood obtained by adjacent processor pairwise swapping. Thirdly, an exhaustive search over an entire neighborhood is employed. A greedy strategy is applied to select the best processor arrangement profile in terms of a total processing cost. Finally, restart searching, the procedure determining a pair of processors to start over with after a new processor profile has been obtained, is used as the order of searching. Integrating all of these approaches constitutes the proposed heuristic algorithm.
Table 1: Number network parameter sets with local optimal solutions. The number of randomly generated network parameter sets per run is 100

<table>
<thead>
<tr>
<th>Run</th>
<th>No. of suboptimal solutions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>15</td>
</tr>
<tr>
<td>2</td>
<td>13</td>
</tr>
<tr>
<td>3</td>
<td>13</td>
</tr>
<tr>
<td>4</td>
<td>18</td>
</tr>
<tr>
<td>5</td>
<td>9</td>
</tr>
<tr>
<td>6</td>
<td>9</td>
</tr>
<tr>
<td>7</td>
<td>10</td>
</tr>
<tr>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>9</td>
<td>10</td>
</tr>
<tr>
<td>10</td>
<td>9</td>
</tr>
</tbody>
</table>
7.3 Elements of the Heuristic Algorithm

7.3.1 The Starting Points

In this heuristic algorithm, there are a number of starting points (set to 19 in this work). Each starting point is obtained by ordering the randomly generated network parameters including \( w_i, z_i, c_i^k, c_i^l \). The order of \( w_0, z_0, c_i^l \) are fixed for every starting point according to the original order resulting from the random generation procedure. That is the root node, link speeds, and link cost coefficients are kept in their respective orders while \( w_i \) and \( c_i^k \) are rearranged according to some specific patterns. These patterns are:

1. Non-decreasing and non-increasing orderings of \( c_i^k \).
2. Non-decreasing and non-increasing orderings of \( c_i^l \).
3. Non-decreasing and non-increasing orderings of \( z_i \).
4. Non-decreasing and non-increasing orderings of \( w_i \).
5. Non-decreasing and non-increasing orderings of \( c_i^l z_i T_m + c_i^k w_i T_p \).
6. Non-decreasing and non-increasing orderings of \( c_i^k w_i T_p \).
7. Non-decreasing and non-increasing orderings of the sum of the positions in the rank of $c_i$ and $c_i'$. 

8. Non-decreasing and non-increasing orderings of the sum of the positions in the rank of $c_i'$ and $c_i'w_iT_{ip}$. 

9. Non-decreasing and non-increasing orderings of the sum of the positions in the rank of $c_i'$ and $c_i'z iT_{im} + c_i'w_iT_{ip}$. 

10. The original ordering from the randomly generating procedure.

Note that a rank is a list of all processors where the order in the list is determined by their corresponding parameter values, i.e., $c_i$, $c_i'$, $(c_i'w_iT_{ip})$, or $(c_i'z iT_{im} + c_i'w_iT_{ip})$. All the processors in a rank are ordered in a non-decreasing manner of their pertinent parameter values as given above.

7.3.2 The Nmove Procedure

This is a procedure to obtain a solution of each starting point which is called an intermediate solution of the algorithm. It consists of four main aspects as follows:

1. N-Position Apart Processor Swapping
N-position apart swapping refers to an interchange of a pair of processors which are apart by N positions and leaves other processors in their respective positions. For example, an adjacent pair of processors is considered to be 1-position apart; a pair of processors which has one processor between them is called a 2-position apart pair of processors and so on. The implementation of any n-position apart processor swapping always starts from swapping the processor in the first (say leftmost) position of the underlying processor arrangement profile with the corresponding processor and then moves to the processor in the second position and so on.

2. Neighborhood Generating Function

This subprocedure generates different levels of the neighborhood of the current processor arrangement profile by starting from swapping an adjacent pair of processors which gives \((N - 1)\) neighbors. Next, if required by the algorithm, it swaps a pair of processors which are two positions apart which gives \((N - 2)\) new distinct neighbors. The subprocedure continues, if necessary, until a pair of processors with \((N - 1)\) positions apart is swapped which produces one new neighbor.
3. Greedy Strategy

In order to obtain a new processor arrangement profile, a greedy strategy is used to select the profile with the lowest total cost from the underlying level of the neighborhood set which is currently searched. If there is no neighbor which has a lower total cost than the current one, then the next level of neighborhood set will be searched.

4. Restart Searching Strategy

The order of searching used in this procedure is a "restart searching". That is, once a new processor arrangement profile is obtained and adopted as a new current processor arrangement profile, the procedure searches the neighborhood of this new current profile by starting in the 1-position apart mode of operation from the leftmost position.

7.3.3 Nmove2 Procedure

The Nmove2 subprocedure is similar to the Nmove subprocedure described above except that it starts by swapping a pair of processors which are two positions apart, then three positions apart and so on. It continues until a pair of processors which are \((N - 1)\) positions apart is swapped then moves
to swap an adjacent pair of processors, i.e., the 1-position apart pair of processors, is the final level of generated neighborhood. The restart searching of the neighborhood of the new profile is from the 2-position apart mode of operation.

7.3.4 The Intermediate Solutions

The intermediate solution is a processor arrangement profile obtained from the heuristic algorithm when the algorithm is initialized with a specific starting point. Therefore, in this work, the intermediate solutions result from using the starting points according to the patterns given in 1-9 in subsection 7.3.1 with the Nmove procedure, and the original ordering as stated in 10 in subsection 7.3.1 with the Nmove2 procedure. Totally there are 19 intermediate solutions. It should be noted here that the intermediate solution is in fact a local optimal solution.

7.3.5 The Final Solution

The final solution is obtained by comparing the intermediate solutions from the Nmove and Nmove2 procedures which are initialized with different starting points. The one with the lowest total cost will be a final solution to the
7.4 The Heuristic Algorithm Description

The algorithm is initialized by generating 19 starting points. A certain set of orderings determined by \( w, z, c^*, c^1, c^2, T_{ip} \) and \( T_{im} \) as mentioned in subsection 7.3.1 are formed. These orderings are then used to produce certain ordering patterns, the patterns of processor index orderings. From these ordering patterns, the starting points are obtained through rearranging the order of the original processors according to the corresponding patterns while keeping all links in their original order. In this rearrangement process the root processor is not taken into consideration.

For each starting point according to 1-9 in subsection 7.3.1, the Nmove procedure is called to find the minimum total cost processor arrangement profile, which is an intermediate solution. The procedure begins searching for a minimum total cost processor arrangement profile by first examining the 1-position apart neighbors to check if there is any profile with a lower total cost than the current profile. If there is no such a profile, the Nmove procedure then moves to search the next level of neighbor which is the 2-position

78
apart and checks for a lower total cost profile. The procedure continues searching until it finds a lower total cost profile or otherwise terminates if it cannot find such a profile after searching all levels of the neighborhood of the current processor arrangement profile. In this last case the current processor arrangement profile is the solution. If the procedure finds a lower total cost profile before terminating then that processor arrangement profile will be adopted as the new processor arrangement profile and the process starts over again according to the restart searching strategy. In case that there is more than one profile with a lower total cost, the greedy strategy is applied and the lowest total cost profile among them will be chosen as a new current profile. For an original order starting point from randomly generating procedure with the Nmove2 procedure which is according to 10 in subsection 7.2.1, the process is similar to that described above except that the Nmove2 procedure is called instead of the Nmove procedure.

The algorithm continues finding a solution for each starting point, i.e., an intermediate solution, until all of them have been processed through the Nmove or Nmove2 procedure accordingly. Finally, the algorithm compares all the intermediate solutions obtained from the Nmove and Nmove2 procedures to reach the final solution. The solution whose $C_{\text{total}}$ is less than or equal to
that of the others is chosen to be the final solution.

7.5 The Heuristic Processor Arrangement Algorithm

Given an arbitrary single level tree network and \( x_i, w_i, c'_i, c''_i, T_{on}, \) and \( T_{op} \).

Given an initial processor arrangement profile.

**Step 0.** Set an initial processor arrangement profile to be \( \pi^H(0) \).

Set \( N \) to 19.

**Step 1.** Compute an associated \( C_{\text{total}} \) of \( \pi^H(0) \), set it to \( C_{\text{init}}^H(0) \).

**Step 2.** For \( j = 0 \) to 19

2.1) Call Nmove or Nmove2.

2.2) Set the intermediate solution obtained in (2.1) to \( \pi_{\text{init}}^H(j) \).

Compute the associated \( C_{\text{total}} \), set it to \( C_{\text{init}}^H(j) \).

2.3) \( j = j + 1 \)

**Step 3.** For \( k = 0 \) to 19

Compare \( C_{\text{init}}^H(k) \), find the index, \( k \), with the lowest \( C_{\text{init}}^H(k) \).

**Step 4.** Output \( \pi^H(k) \) as the final processor arrangement profile and \( C_{\text{init}}^H(k) \) as its associated total cost. Stop.
7.6 Exhaustive Permutation Algorithm

The main function of the exhaustive permutation algorithm is to find the global minimum total cost processor arrangement profile and the corresponding values by exhaustively examining all possible processor arrangement profiles. The algorithm computes a total cost directly from the closed-form expression of the total cost. It then moves to the next processor arrangement profile by permuting the current order of the children processors in a lexicographic manner while keeping the original arrangement of links. It continues to generate the permutation and compute an associated total cost until all possible permutations are generated. Finally, all obtained total costs are compared to find the minimal one(s).

8 Performance Evaluation

In this section, two prime performance aspects of the proposed heuristic algorithm are studied, i.e., the quality of solutions and the time complexity.
8.1 Quality of Solutions

In this work, the quality of solutions is measured by two criteria, the ability to achieve an optimal solution and the proximity of the final solutions to the optimal solution. In terms of an ability to achieve an optimal solution, the performance metric in this case is a number of final solutions which are suboptimal. For the proximity of the final solutions to the optimal solution, we consider in two cases, i.e., the average case and the worst case. There are two metrics associated with each case, i.e., the ratio and the relative difference.

8.1.1 Performance Metrics

Let

\[ I \] : the network instance,
\[ C_H(I) \] : the total cost of the final solution of the network instance \( I \) obtained by the proposed heuristic algorithm.
\[ C_{OPT}(I) \] : the minimum total cost of the network instance \( I \).
\[ |I| \] : the cardinality of the set of network instances in the experiment.
Define:

A number of suboptimal solutions = A number of final solutions with total cost
higher than that of an optimal solution.

The average ratio, \( R_{AV} = \frac{\sum_{VI} \left( \frac{C_{OPT}(l)}{C_{AV}(l)} \right)}{|I|} \) \ ...(108)

The worst-case ratio, \( R_{WST} = \min_{VI} \left( \frac{C_{OPT}(l)}{C_{WST}(l)} \right) \) \ ...(109)

The average relative difference, \( \Delta_{AV} = \frac{\sum_{VI} \left( \frac{\sum_l (C(l) - C_{OPT}(l))}{C_{OPT}(l)} \right)}{|I|} \) \ ...(110)

The worst-case relative difference, \( \Delta_{WST} = \max_{VI} \left( \frac{C(l) - C_{OPT}(l)}{C_{OPT}(l)} \right) \) \ ...(111)

8.1.2 Experimental Procedure

Two experiment sets were conducted on single-level tree networks so as to
evaluate the quality of the solutions produced by the proposed heuristic al-
gorithm. The general procedure for the two experiment sets are as follows.

The network parameters, \( z_i, w_j, c^f_j, c^p_j, T_m, T_a \) are generated uniformly and
independently in the interval \([0,10]\) for \( z_i, w_j, [0,20]\) for \( c^f_j, c^p_j \), and \([0,5]\) for
In each experiment set, it consists of two subexperiments. That is, a subexperiment conducted on single-level tree network where \( z_i T_{cm} \geq w_i T_{cp} \) and the other with \( z_i T_{cm} \leq w_i T_{cp} \) for all \( i = 1 \) to \( N \) (\( N \) is a number of children processors).

The first experiment set was performed on single-level tree networks with one root processor and five children processors (\( N = 5 \)). The total number of runs is 10 and for each run 20000 network parameters were generated for each subexperiment set.

The second experiment set, a number of children processors were varied from 3 to 10. For \( N = 5 \) to 8, 20000 network parameters were generated, and for \( N = 9 \) to 10, 10000 network parameters were generated.

### 8.1.3 Results and Discussion

The first experimental results (cf. table 2.3) show that the probability of converging to a suboptimal solution is extremely small in both subexperiments, based on a network parameters are generated randomly and uniformly on the specified intervals. In addition, the quality of the suboptimal solutions is also impressive, that is the closeness of the suboptimal solutions to the optimal solution is evident from the experimental results both in the average
Table 2: $z_iT_{on} \leq w_iT_{cp}$

<table>
<thead>
<tr>
<th>Run</th>
<th>No. of suboptimal solutions</th>
<th>Average Case</th>
<th>Worst-Case</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$R_{AV}$</td>
<td>$\Delta_{AV}$</td>
<td>$R_{WST}$</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>99.963</td>
<td>0.0366</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>6</td>
<td>0</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>99.573</td>
<td>0.4292</td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>99.628</td>
<td>0.3733</td>
</tr>
<tr>
<td>9</td>
<td>0</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>
Table 3: $z_i T_m \geq w_i T_{cp}$

<table>
<thead>
<tr>
<th>Run</th>
<th>No. of suboptimal solutions</th>
<th>Average Case</th>
<th>Worst-Case</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$R_{AV}$</td>
<td>$\Delta_{AV}$</td>
<td>$R_{WST}$</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>99.838</td>
<td>0.1627</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>99.147</td>
<td>0.8605</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>99.883</td>
<td>0.1175</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>99.841</td>
<td>0.1597</td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>99.367</td>
<td>0.6372</td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td>95.689</td>
<td>4.5051</td>
</tr>
<tr>
<td>10</td>
<td>2</td>
<td>99.827</td>
<td>0.1732</td>
</tr>
</tbody>
</table>
Table 4: \( z_i T_{on} \leq w_i T_{cp} \)

<table>
<thead>
<tr>
<th>No. of children processors</th>
<th>No. of suboptimal solutions</th>
<th>Average Case</th>
<th>Worst-Case</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>( R_{AV} )</td>
<td>( \Delta_{AV} )</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>99.936</td>
<td>0.0582</td>
</tr>
<tr>
<td>7</td>
<td>8</td>
<td>99.669</td>
<td>0.3333</td>
</tr>
<tr>
<td>8</td>
<td>7</td>
<td>99.929</td>
<td>0.0713</td>
</tr>
<tr>
<td>( 9^* )</td>
<td>9</td>
<td>99.925</td>
<td>0.0747</td>
</tr>
</tbody>
</table>

Table 5: \( z_i T_{on} \geq w_i T_{cp} \)

<table>
<thead>
<tr>
<th>No. of children processors</th>
<th>No. of suboptimal solutions</th>
<th>Average Case</th>
<th>Worst-Case</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>( R_{AV} )</td>
<td>( \Delta_{AV} )</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>99.816</td>
<td>0.1841</td>
</tr>
<tr>
<td>7</td>
<td>4</td>
<td>99.666</td>
<td>0.3169</td>
</tr>
<tr>
<td>8</td>
<td>10</td>
<td>99.988</td>
<td>0.0176</td>
</tr>
<tr>
<td>( 9^* )</td>
<td>7</td>
<td>99.980</td>
<td>0.0198</td>
</tr>
</tbody>
</table>

87
case and the worst case.

The second experimental results (cf. table 4.5) also show the effectiveness of the heuristic algorithm when the number of children processors was increased. The quality of the suboptimal solutions both in terms of average case and worst case is very impressive. From the results, the proximity of the solutions to the optimal solution does not deteriorate with the number of children processors.

It can be seen from the experimental results that the proposed heuristic algorithm converges to the optimal solution with high probability. Moreover, the experimental results indicate the goodness of the suboptimal solutions obtained by the algorithm in terms of the proximity of the solutions to the optimal solution in both the average case and the worst case.

8.2 Efficiency

In this section, the efficiency of the proposed heuristic algorithm in terms of computation time performance metric is studied through a series of experiments. The average number of iterations needed to search the neighborhoods before an intermediate solution (a local optimum) was obtained was mea-
sured. The experiments involved running the algorithm on 5000 randomly generated single-level tree networks of each network size, with the number of children processors ranging from 5 to 20. The network parameters were generated in the same way as in the previous section. The expected number of iterations needed in the Nmove or Nmove2 procedure for each starting point was then computed. Efficiency is defined as the total number of iterations needed from all the starting points to obtain a final solution. In order to evaluate efficiency, the average number of iterations to obtain the intermediate solution was calculated when the proposed heuristic algorithm was initialized with each starting point. The efficiency is thus proportional to the number of starting points times the average number of iterations.

The experimental results are shown in table 6. From table 6, the average number of iterations needed in the range used can be asymptotically bounded by $O(N^{1.6})$, where $N$ is a number of children processors. Consequently an efficiency as a total number of iterations needed can also be asymptotically bounded by $O(N^{1.8})$. That is an efficiency is bounded by a low-order polynomial in $N$ which is consistent with the results in [9].

It should be noted here that for a local search algorithm to solve a combinatorial optimization, the worst-case time complexity, an upper bound on
Table 6: The average number of iterations and its corresponding asymptotic bounds

<table>
<thead>
<tr>
<th>No. of pairs</th>
<th>Average</th>
<th>$N^{1.7}$</th>
<th>$N^{1.65}$</th>
<th>$N^{1.5}$</th>
<th>$N^{1.4}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>4.8</td>
<td>15.4</td>
<td>14.2</td>
<td>13.1</td>
<td>11.5</td>
</tr>
<tr>
<td>6</td>
<td>7.2</td>
<td>21.0</td>
<td>19.2</td>
<td>17.6</td>
<td>14.7</td>
</tr>
<tr>
<td>7</td>
<td>10.2</td>
<td>27.3</td>
<td>24.8</td>
<td>22.5</td>
<td>18.5</td>
</tr>
<tr>
<td>8</td>
<td>13.7</td>
<td>34.3</td>
<td>31.0</td>
<td>27.5</td>
<td>22.6</td>
</tr>
<tr>
<td>9</td>
<td>17.6</td>
<td>41.9</td>
<td>37.5</td>
<td>33.6</td>
<td>27.0</td>
</tr>
<tr>
<td>10</td>
<td>22.1</td>
<td>50.1</td>
<td>44.7</td>
<td>39.8</td>
<td>31.6</td>
</tr>
<tr>
<td>11</td>
<td>27.1</td>
<td>58.9</td>
<td>52.3</td>
<td>46.4</td>
<td>36.5</td>
</tr>
<tr>
<td>12</td>
<td>32.7</td>
<td>68.3</td>
<td>66.3</td>
<td>53.3</td>
<td>41.6</td>
</tr>
<tr>
<td>13</td>
<td>38.9</td>
<td>78.3</td>
<td>68.9</td>
<td>60.6</td>
<td>46.9</td>
</tr>
<tr>
<td>14</td>
<td>45.4</td>
<td>88.8</td>
<td>77.8</td>
<td>68.2</td>
<td>52.4</td>
</tr>
<tr>
<td>15</td>
<td>52.6</td>
<td>99.8</td>
<td>87.2</td>
<td>76.2</td>
<td>58.1</td>
</tr>
<tr>
<td>16</td>
<td>60.2</td>
<td>111.4</td>
<td>97.0</td>
<td>84.4</td>
<td>64.0</td>
</tr>
<tr>
<td>17</td>
<td>68.6</td>
<td>123.5</td>
<td>107.2</td>
<td>93.1</td>
<td>70.1</td>
</tr>
<tr>
<td>18</td>
<td>77.3</td>
<td>136.1</td>
<td>117.8</td>
<td>102.0</td>
<td>76.4</td>
</tr>
<tr>
<td>19</td>
<td>86.8</td>
<td>149.2</td>
<td>128.8</td>
<td>111.2</td>
<td>82.8</td>
</tr>
</tbody>
</table>
the computation time, is not known for many problems or may require an exponential number of iterations as seen in case of the simplex algorithm. In this paper, the worst-case time complexity, which is always found through a theoretical analysis, is not investigated due to its apparent intractability.

9 Conclusions

In this paper, total cost and finish time are minimized in a natural manner in a single-level tree network. The total cost was defined as a summation of the computing and communication costs. The analysis involved a load distribution principle and an adjacent processor pairwise swapping. It was found that it was not possible to develop a simple condition for cost optimally arranging a general single-level tree network. However, for special cases of the single-level tree networks, (i.e., a bus network, a single-level tree network with processors with identical computing speeds and a homogeneous single-level tree network), a simple condition for optimizing processor arrangement can be established. The simple optimal condition requires the processor cost to be ordered in a non-decreasing manner for a bus network; while it requires the processor cost coefficient to be arranged in a non-decreasing manner in
the latter two cases.

A cost efficient processor arrangement algorithm, based on a local search, to find a cost efficient processor arrangement profile was then proposed. It is a heuristic algorithm which is based upon the multi-level neighborhood structure, multiple-initial solutions, the greedy strategy, and the restart search strategy concepts. An experimental performance evaluation involving running the algorithm on a number of single-level tree networks with various sizes was performed. The results indicate an impressive quality of the solution. This is in terms of the effectiveness, a small probability of suboptimal solution convergence, and the goodness of the proximity of the suboptimal solution to the optimal solution in both the average and the worst cases, (both of which are within 5% of the optimal solution). In addition, the experimental results show that the goodness of the suboptimal solution did not deteriorate with the increasing number of children processors. Finally an efficiency in terms of the number of iterations needed to reach a final solution can be bounded by a low-order polynomial in a number of children processors, $O(N^{1.6})$.

This work shows how one could optimize total processing cost in a single-level tree network which models a networked distributed computing system.
It clearly indicates the feasibility of including resource utilization cost into the problem of scheduling divisible load in the distributed computing systems. This bodes well for future implementation of computer utilities.

References


Figure 1: Single level tree network: Normal Case
Figure 2: Single level tree network with associated cost coefficients
Figure 3: Timing Diagram: Normal Case
Figure 4: Single level tree network: Adjacent Pairwise Processor Swap
Figure 5: Timing Diagram: Swapping Case

100